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Abstract 
D
UE to their low resistivity, metals have been a subject of great interest in semicon-
ductor manufacturing, primarily for use as a material for interconnects. Besides, 
the continuous reduction of feature sizes on silicon based integrated circuits is ex- 
pected to cause a switch from silicide gates on silicon dioxide to metal gates on advanced 
dielectrics. 
The shrinking of semiconductor structures and emerging new technologies demand for 
new metallisat ion processes which overcome the limitations of existing solutions and meet 
new requirements. 
This thesis reports on the characterisation of platinum features which were deposited and 
patterned using UV (ultra violet) exposure of a solid photosensitive organometallic material 
through a mask. The work aims to evaluate the process for its use in present and future 
semiconductor technology. 
A range of devices including resistive and capacitive test structures as well as MOS tran-
sistors were produced using platinum deposited by the organometallic process and charac-
terised by standard methods. The deposited films were found to be metallic and have a good 
adhesion to silicon dioxide, although their resistivity is higher than the one of bulk platinum. 
Measurements on platinum MOS capacitors showed their capacitance curves to agree well 
with curves from aluminium capacitors on the same substrate albeit the curves of capaci-
tors on chips which incorporated MOS transistors indicated interface traps. Threshold and 
source-drain characteristics of platinum gate transistors are presented and these results are 
compared with aluminium gate transistors manufactured on the same substrate. Both sets 
of characteristics are very similar with the major difference being that the platinum gate de-
vices have a lower sub-threshold slope, an effect which was attributed to trap charges at the 
silicon/silicon dioxide interface. The work also found that structures produced were gener-
ally larger than expected and spectroscopy methods showed contaminants to be present in 
the films. 
The findings of this research indicate that many properties of the platinum films reported 
herein are superior to those of films deposited by similar means found in the literature. How-
ever, the work also identified problems concerning the microstructure of the films and accu-
rate control of feature size which need to be solved before the films can be integrated into a 
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Preface 
T
HIS thesis is the result of my studies for a PhD degree from the University of Edin-
burgh in Scotland (UK). It is based on work done between August 2000 and July 
2004 at the Institute for Micro- and Nanosystems at the Scottish Microelectronics 
Centre in Edinburgh which has partly been published in two conference papers [1,2] and a 
journal paper [3]. 
Outline of the thesis 
This thesis can roughly be divided into three main parts. The first part, the introductory 
chapters, consists of an introduction and a review of semiconductor processes. Part two, the 
experimental part, includes descriptions of the organometallic process and the manufactur-
ing of the test structures, together with chapters regarding the measurements. The thesis fin-
ishes with a chapter concluding this research and giving details about possible future work. 
Throughout the thesis, special care has been placed upon the consistent use of nomen-
clature and abbreviations, the excellent book about the MOS transistor by Tsividis [4] was 
hereby taken as an example. The nomenclature used corresponds widely with the one used 
by Nicollian and Brews in their standard reference book on the MOS capacitor [5] and was 
extended to the MOS transistor. 
The figures in the thesis were deliberately kept simple. However, this means that silicon 
dioxide layers produced by oxidation, for example, are represented by a layer on top of the sil-
icon substrate and it is not shown that silicon is consumed into the oxide during this process. 
Also, rectangles were used to draw structures and rounded shapes only employed where they 
were necessary for better understanding. 
In the following, the chapters of this dissertation are briefly outlined. 
Chapter one. In chapter one a brief introduction is given and the motivation and the objec-
tives of this work are described. 
Chapter two. The second chapter of this thesis starts with the historical background to this 
work, explaining not only the development of semiconductor processes and devices in the 
past but also giving an outlook into the future. The process steps involved in the manufac-
turing of modern integrated circuits are described and problems likely to arise are extracted 
from the ITRS 2003 (International Technology Roadmap for Semiconductors 2003) [6].  It is 
then focused onto the use of organometallic materials and platinum in semiconductor pro-
cessing, which are areas of special interest for this project. 
xv 
Preface xvi 
Chapter three. Chapter three explains the chemistry of the organometallic material which 
includes the bonding mechanisms holding the molecule together and the photochemical pro-
cess which makes this particular compound so useful. Also, the organometallic process is 
described and platinum structures produced are shown. 
Chapter four. Chapter four delineates the design and manufacturing of two test chips, both 
of which were used for the measurements in the following chapters. 
Chapter five. The fifth chapter deals with resistive and dimensional measurements. It starts 
with the theory necessary to understand resistive test structures as well as mechanisms re-
sponsible for the resistance of thin films. Electrical linewidth measurements are then ex-
plained and results are shown. 
Chapter six. The voltages at the MOS stack and the theory around the capacitance of a MOS 
structure are introduced in chapter six. The extraction of parameters from C-V curves is 
described and results obtained from capacitance measurements at capacitors produced using 
the organometallic process are presented. 
Chapter seven. Chapter seven begins by explaining AS (Auger Electron Spectroscopy) and 
XPS (X-ray Photoelectron Spectroscopy). Spectres obtained using this characterisation meth-
ods are then shown, evaluated and the results discussed. 
Chapter eight. The characterisation of transistors with a gate manufactured using the orga-
nometallic process is reported in chapter eight. Besides, formulas describing the MOS tran-
sistor are developed and a model derived which is used for fitting curves to the ones obtained 
from the transistors manufactured. 
Chapter nine. The final chapter reviews the whole thesis in brief, discusses the results and 
their implications on the state of the art. Besides, possible future work is proposed. 
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1.1 Motivation 	1 
1.2 Scope and objectives of this work 
F
Ew 	 c discoveries had an impact on our modern life as the one imposed by semiconduc-
tors. Semiconductor and especially silicon technology lies at the core of the majority 
of computer systems today and made the Internet possible. The silicon industry is 
of immense proportions and often used as an indicator for the state of the world economy. It 
is therefore not surprising that a lot of research is undertaken in the field of semiconductors, 
allowing this sector of industry to maintain a very high speed in which new technologies are 
developed. 
Figure 1.1 and Figure 1.2 show the present state of the art by depicting a PowerPC 970 pro-
cessor developed by IBM [7].  Its circuitry incorporates 52 million transistor on a 118 mm 2 
die and it is manufactured on 300 mm, wafers using 0.13 tm SOl (Silicon On Insulator) tech-
nology with eight layers of copper interconnect. 
1.1 Motivation 
In early integrated circuits based on MOS (Metal Oxide Semiconductor) structures, metals 
were used for both, gates and interconnects. Later, the metal for the gates was replaced by 
polysilicon and suicides, thus allowing the channel to be formed using the self-aligned pro-
cess described later in Chapter 3. However, it was forecasted [6] that in the near future, metals 
will be used again for gates. The reasons for this are, among other things, the low resistivity 
of metals compared to polysilicon, the various workfunctions of different metals and their 
compatibility with novel dielectrics. There are, however, drawbacks linked to the use of met-
als. First of all, many metals have low melting points or form suicide when in contact with 
silicon at temperatures as low as 250 °C, making a high-temperature step impossible to fol-
low the metal deposition. Another difficulty is the deposition and patterning of metals which 
is more complicated than the one of materials commonly used in present-day semiconductor 
processing. 
Despite the problems likely to arise with the use of metals, the replacement of silicon based 
gate materials by metals seems to be inevitable and it is therefore of high interest to find 
t I 
Chapter 1 - Introduction 2 
Figure 1.1: Photograph of IBM's PowerPC 970 which is used as processor in Apple's G5 
computers [7]. The chip size is 118 mni 
_ - ri 
Figure 1.2: Cross section showing the transistor level and one layer of copper intercon-
nect of a PowerPC 970 chip [7]. 
Chapter 1 - Introduction 3 
new processes to deposit and pattern metals which comply with modern integrated circuit 
manufacturing methods. 
1.2 Scope and objectives of this work 
This research looks at a new process to deposit patterned platinum layers by UV (ultra vio-
let) light exposure of a solid organometallic material. A platinum compound was choosen 
because it was the only material available at the start of this work. It is possible to produce or-
ganometallics based on other metals, some of which possess properties superior to the ones 
of platinum. 
In conventional semiconductor processes, a patterned metal layer can be produced using 
the steps shown in Figure 1.3(a). It starts with the deposition of a metal layer on a substrate 
and putting photoresist on top of it. The photoresist is then exposed and developed and used 
as a mask to etch the metal. Finally, the photoresist is removed thus leaving behind the metal 
features. 
The organometallic process depicted in Figure 1.3(b) works in a very different way and 
can be divided into three main parts, namely deposition, exposure and heat treatment. The 
solid organometalhic compound can be spun onto a substrate or deposited using methods like 
PVD (Physical Vapour Deposition) and sputtering. After the deposition, the layer of organo-
metallic material is exposed using either UV, e-beam or ion-beam lithography. The material 
behaves like a negative resist and therefore requires a dark field mask for exposure. To finalise 
the process, the unexposed organometalhic material and organic residue are removed using 
a three-stage heat treatment. The three stages perform different tasks in defining and puri-
fying the metal and are conducted at different temperatures in air or in a hydrogen/nitrogen 
environment (for a detailed description see Chapter 3). A Greek cross structure [8] made of 
platinum manufactured from an organometallic material is shown in Figure 1.4(a) and an 
AFM (Atomic Force Microscopy) image of one of the arms in Figure 1.4(b). 
It can be seen that the organometallic process requires less process steps and works with-
out etch steps or solvents, which is favourable from a manufacturing viewpoint. 
This thesis investigates the integration of an organometalhic compound into the manufac-
turing process of semiconductor structures. The organometallic materials and associated 
processes were developed at the University of Dundee under the direction of James Thom-
son. Throughout the project, parts of the experiments closely related to the organometallic 
process were performed in collaboration with researchers at the University of Dundee who 
also synthesised and supplied the organometallics. The work reported herein concerns itself 
with the application of organometallic compounds and deals only briefly with their chem-
istry. The design and production of test chips with standard semiconductor test structures 
as well as MOS transistors are described and their characterisation explained. The results are 
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Figure 1.3: Comparison of conventional and organometallic process. 
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scope. 
Figure 1.4: A Greek cross test structure produced using UV exposure of a solid organo-
metallic material. 
then used to evaluate the suitability of the organometallic process for the manufacturing of 
present and future integrated circuits, which is the main objective of this work. 
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HIS chapter gives an introduction to semiconductor processes and provides an out-
look on future technologies and arising challenges. First, some semiconductor de-
vices are described in order to facilitate the understanding of the following sections 
concerning process technology. Here, emphasis is placed on areas which are of importance 
to this project, namely gate materials and interconnect technology. The use of organome-
tallic materials and platinum in semiconductor processing are then examined thus further 
focusing on the topic of this work which deals with platinum films deposited from an orga-
nometallic material. 
A lot of the historical information found in this chapter is based on the book written by 
Plummer et al. [9]. 
2.1 Semiconductor devices 
The PN diode is the simplest semiconductor device and was one of the earliest semiconductor 
devices developed. A PN diode can be produced by bringing a n-type semiconductor material 
in contact with a p-type one. 
The bipolar transistor was invented by Bardeen and Brattain in December 1947 at Bell Lab-
oratories [10]. It was built using the point contact method and is shown in Figure 2.1. Soon 
1.1 
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afterwards, Shockley developed the theory behind the function of the bipolar transistor [11]. 
The bipolar transistor was the most important semiconductor device in early integrated cir-
cuits but was later replaced by the field effect transistor. Most of modern integrated circuits 
are based on the field effect transistor but the bipolar transistor is still used for high-speed 
logic and other special applications. 
Figure 2.1: The first bipolar transistor as it was built by Bardeen and Brattain at Bell Lab-
oratories [12]. 
Although the basic principle and structure of the field effect transistor was reported earlier, 
the first transistor taking advantage of the field effect was not built until 1953 when the JFET 
(Junction Field Effect Transistor) was invented [13] whose theory was developed a year earlier 
by Shockley [14]. A MIS (Metal Insulator Semiconductor) structure was reported in 1959 [15) 
and a working MOS (Metal Oxide Semiconductor) transistor was demonstrated in 1960 [16, 
1 7]. 
Since then, the basic structure of the transistor depicted in Figure 2.2 did not change signif-
icantly, although modern devices are the product of lots of scaling (see Section 2.2.4) and, ac-
cording to the ITRS 2003 (International Technology Roadmap for Semiconductors 2003) [6], 
the physical gate length of a transistor of a MPU (Mathematical Processing Unit) will be 
28 run by the year 2006. 
Recently, emerging problems with further scaling led to lots of research into new devices. 
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Doped region 	Lightly doped substrate 
(oppositely to substrate) 
Figure 2.2: Typical structure of a MOS transistor. 
of the source and drain junctions becomes comparable to to the channel length. This causes 
the potential distribution in the channel to be dependent on both the gate and the drain volt-
age, thus changing the device behaviour. Short channel effects can be minimised by strictly 
sticking to the scaling rules described in Section 2.2.4 but shrinking device dimensions will 
in the near future make it difficult to follow these rules. Two of the main reasons for this are 
very shallow junctions and ultrathin oxide layers. Former are difficult to manufacture while 
very thin oxide layers lead to high leakage currents due to direct tunneling. 
The double gate transistor shown in Figure 2.3 seems to eliminate some difficulties [18,19]. 
Its two gates effectively shield the channel from the drain field and result in a better scalability 
of the device. Recently, CMOS structures based on double gate transistors with gate lengths 
down to 10 nm have been reported [20,21]. 
V0 
Gate dielectric 	Gate 
Source\ 
Doped region 	
) MT (oppositely to substrate) 
Lightly doped substrate 
Figure 23: Typical structure of a double gate MOS transistor. 
A lot of work is also spent in the field of nanotechnology, for example on the carbon nan-
otube FET [19, 221. Here, a carbon nanotube forms the channel between the source and 
the drain contacts. However, one of the drawbacks of devices with structures very different 
from present MOS transistors is their unfamiliar behaviour which requires to be understood 
before an integration into an integrated circuit technology is possible. Carrier transport in 
carbon nanotubes is very dissimilar to the one in a semiconductor like silicon and scaling 
needs to be addressed. 
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2.2 Process technology 
The techniques used to produce semiconductor devices and integrated circuits changed sig-
nificantly since the early years of semiconductors. This chapter gives a historical outline of 
the manufacturing methods and describes a modern semiconductor process as it is used for 
current VLSI (Very Large Scale Integrated) circuits. 
2.2.1 Early processes 
The first transistors were built using point contact technology and polycrystalline germa-
nium. Shortly afterward it was moved to silicon and single-crystal material which allowed 
more uniform and reproducible device characteristics. 
By the mid 1950s the grown junction and alloy junction technology had been developed by 
Shockley [1 0] and were widely used to produce transistors. For the grown junction technol-
ogy, a single crystal was grown which contained a thin zone of material with opposite doping 
to the main part of the crystal. The crystal was then sawn into pieces so as to create pnp 
or npn structures, which could be connected using wires. In the alloy junction technology 
(Figure 2.4) a semiconductor material was taken and a metal was placed on it. The structure 
was then heated and the metal melted in order to diffuse the metal into the semiconductor. 
Materials commonly used for this process were germanium as semiconductor and indium as 
metal. Indium is a p-type dopant and a pn region is therefore created when it diffuses into 




Lightly doped substrate 
Doped regions 
Figure 2.4: Steps involved in the alloy junction technology. 
A next step towards multitransistor integrated circuits was the phase diffusion process 
developed at Bell Laboratories in 1957. The creation of a npn structure using this method 
involved the diffusion of a p-type dopant, which is in the gas phase, into a n-type substrate 
and the repetition of this step with a n-type dopant. 
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2.2.2 Invention of the integrated circuit 
In 1959 Kilby built a circuit which integrated transistors, capacitors and resistors on a germa-
nium substrate and therewith invented the integrated circuit [23]. Before his development, 
capacitors and resistors used in circuits were discrete elements manufactured without the 
use of semiconductors. Kilby's circuit still employed discrete wires to connect the devices on 
the substrate. 
2.2.3 Planar process 
In 1960 Hoerni presented the planar process which used patterned silicon dioxide layers to 
produce geometrically defined n- or p-type regions. Beforehand, people had started working 
with silicon dioxide and discovered the good interface between it and silicon. Silicon dioxide 
has also other properties which make it a very suitable material for the proposed process. 
First of all, it can easily be produced by oxidation of silicon in a furnace. Even more important 
is its ability of masking underlying material against the diffusion of dopants when creating 
doped regions. 
Besides the use of silicon dioxide layers as masks for diffusion, the planar process devel-
oped by Hoerni also offered the capability of creating patterned metal interconnects between 
the devices on the substrate. 
The manufacturing steps necessary to produce a npn bipolar transistor using the process 
developed by Hoerni is shown in Figure 2.5. A n-type silicon substrate is the starting material 
which is oxidised and patterned by etching so as to create a mask for the following diffusion 
using a p-type dopant. After diffusion the oxide is patterned again and a n-type dopant 
diffused into the silicon which finishes the creation of the required npn structure. The contact 
to the base of the transistor is made via a ring-shaped electrode, drain and source contacts 
are in the middle of the ring-electrode and at the back of the structure, respectively. 
2.2.4 Device scaling 
Since the development of the bipolar transistor, MOS transistor and planar process, the semi-
conductor industry continuously decreased feature sizes in integrated circuits. There are two 
main reasons why the industry is interested in reduced feature dimensions. First of all, it 
makes it possible to fit more structures onto a certain area, thus being able to manufacture 
more structures at the same time which reduces cost. Secondly, the speed of an integrated 
circuit is strongly influenced by its dimensions and electrical properties for reasons which 
are described using Equation 5.1 in Chapter 5. 
The shrinking of devices, of course, created problems which were most of the time antic-
ipated and solved by manufacturers. The FET is the dominant device in present-day inte-
grated circuits due to its simple construction and good suitability for the planar process. A 
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Silicon dioxide 
Lightly doped silicon 
Doped region 





(oppositely to substrate) 
Metal contacts 
I 
Figure 2.5: The planar process as it was developed by Hoerni to produce transistors. 
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Dimension Scaling factor 
Gate length 1. 1/cx 
Gate width w 1 /cx 
Oxide thickness to 1/x 
Doping concentration NA ix 
Operating voltage V 1/x 
Drive current I 1/ce 
Oxide capacitance Cox 1/o 
Delay time per circuit VC/I 1/cx 
Power dissipation per circuit P 1/a2 
Power density P/A 1 
Interconnect line resistance R[ a 
Line response time R L C 1 
Line current density I/A a 
Table 2.1: Dependence of scaling factor a on the circuit performance and interconnect 
lines. 
good way to decrease the size of the device, while keeping its characteristic behaviour, is to 
reduce all dimensions and voltages so that the electrical fields in the device are the same as 
of a larger device. Some of the consequences of device scaling according to the constant-field 
method are given in Table 2.1 [24]. However, it must be noted that in practice, it is often 
impossible to comply with all scaling rules. Supply and threshold voltage cannot be choosen 
arbitrary because of compatibility issues and power dissipation [25]. This results in large 
electrical fields which increase oxide leakage and lead to bad performance of the transistor 
unless new materials and processes could be developed to overcome these limitations. The 
problems associated with small devices described in Section 2.1 further complicate the appli-
cation of the scaling rules. Table 2.1 has therefore only limited validity for very short devices 
as they are manufactured presently by the semicoductor industry. 
The impact of device scaling on the device speed, namely the gate delay, is one of the ma-
jor concerns in semiconductor manufacturing. The gate delay of a semiconductor device 
depends on the gate resistance and the capacitance of the gate stack. Early devices used 
aluminium as a gate material which possessed a low resistivity and was easy to deposit us-
ing PVD (Physical Vapour Deposition). However, aluminium was soon replaced by polysil-
icon (heavily doped silicon) which withstands the high temperatures that are used in the 
self-aligned gate process [24] described later. Further device scaling required lower resistiv-
ities which were achieved by using metal siicides for gate applications [26] (see Table 2.2). 
Aluminium and, more recently, copper are used as interconnect material in modern IC pro-
cesses. 
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Material 	Sheet resistance Properties 
Polysilicon 	20 - 300/El 	suitable for self-aligned process 
low threshold voltage 
self-passivation 
high temperature stability 
Metal suicides 10/El1 	suitable for self-aligned process 
high temperature stability 
high electromigration resistance 
Metal 	0.050/LI] 	easy deposition (evaporation or sputtering) 
low resistance ohmic contacts to silicon 
Table 2.2: Properties of different gate and interconnect materials. 
2.2.5 Modern VLSI technology 
The invention of the integrated circuit and the planar process in the late fifties and early 
sixties, respectively, led to the processes used to produce modern integrated circuits. Since 
their development, the main concepts did not significantly change but were merely refined. 
Modern VLSI circuits have features with dimensions down to 130 n.m and possess up to eight 
layers of interconnects. Figure 2.6 is a simplified illustration of a structure as it can be found 
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• W with uN barrier layer 
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Figure 2.6: A CMOS structure consisting of a n- and a p-channel transistor fabricated 
using modern manufacturing methods. 
The main differences compared to early MOS processes lie in the gate material, the for-
mation of the source and drain regions and interconnect technology. As mentioned earlier, 
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the first MOS transistors used metal gates. However, device scaling required short channels 
which could not be manufactured using the standard process as described by Hoerni. The 
self-aligned process (Figure 2.7) supplied a solution to the problem by the definition of the 
drain and source regions by the gate itself [24]. This required a gate which masks the un-
derlying substrate when creating the drain and source regions by dopant implantation and 
could withstand the high temperatures involved in the following heat treatment. This heat 
treatment is necessary to activate and diffuse the dopant. It was found that heavily doped 
polysiicon (polycrystalline silicon) met the requirements for the process. The fabrication 
begins with growing a field oxide which is then patterned to define the active device region. 
The gate oxide is then grown and the polysiicon gate created. A dopant diffusion is there-
after performed to create the drain and source regions. As a result of this process, the drain 
and source are perfectly aligned to the gate. The metallisation is done in the conventional 
way by depositing a dielectric, etching contact holes, depositing a metal layer and patterning 
It. 





Doped source and drain regions 
Figure 2.7: Definition of source and drain regions by the self-aligned process. 
A further development was the self-aligned suicide (salicide) process to form drain and 
source contacts together with a low resistance silicide gate as depicted in Figure 2.8. The 
starting point is a transistor with a polysiicon gate and source/drain regions formed by the 
self-aligned gate process. To avoid a connection between the gate and the source/drain con-
tacts, it is necessary to create sidewall spacers on the gate. This is usually done by depositing 
a silicon-dioxide layer and a following anisotropic etch. A metal layer is then deposited onto 
the wafer and the structure annealed. This results in the formation of metal-silicide in areas 
where the metal was in contact with silicon but not at locations where it was lying on top of 
silicon dioxide. The unreacted metal can then be easily removed using a selective wet etch 
process. 
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Figure 2.8: Creation of source and drain contacts by the self-aligned suicide process. 
Modern integrated circuits are often built of millions of transistors which have to be wired 
together using local and global interconnects. The layers of interconnects, the vias used to 
connect them together and the dielectric layers are referred to as back-end technology. While 
the speed of early circuits mainly depended on transistor speed, the delay of the interconnects 
is nowadays dominant. Improving the back-end technology is therefore a key-issue in the 
quest for better integrated circuit performance. 
As mentioned earlier, modern VLSI circuits consist of up to eight layers of interconnects. 
These are nowadays being produced using either the damascene or the double damascene 
process [9,27]. Both these techniques use CMP (Chemical Mechanical Polishing) to obtain 
a flat surface even after many metal layers. The conventional approach used before resulted 
in non-planar topography and was not suited for many interconnect layers. This is mainly 
caused by lithography and step coverage limitations. Lithography limitations arise because 
of the restricted focus depth of exposure tools. The step coverage becomes a problem if 
deposited layers are not continuous or do not have the thickness required as a consequence 
of poor deposition on sidewalls resulting from many deposition processes. 
Figure 2.9 shows the approach used in early multilayer interconnect structures. First, a 
contact hole to the lower level is opened in the dielectric. The metal is then deposited and 
patterned, forming the vias and interconnects. If more layers are required, a dielectric is 
deposited on top and the procedure repeated. It is obvious that this method works fine for a 
few interconnect layers but the process becomes more difficult with an increasing number of 
levels due to the topography created. 
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Figure 2.9: A CMOS structure consisting of a n- and a p-channel transistor as it was com-
monly fabricated in the 80s. 
Unlike the conventional method, the damascene process employs a planarisation step to 
get a planar surface even after creation of many interconnect layers. The technique, which 
is shown in Figure 2.10, starts with the etching of contact holes to the lower level and the 
deposition of a tungsten blanket. An etchback is then done to remove the tungsten on the 
dielectric. After the creation of the via, the dielectric is deposited, the trenches for the metal 
lines are defined and filled with metal. The metal is then planarised after which another 
dielectric layer can be deposited and the procedure repeated to create more interconnect 
levels. 
The dual-damascene process (Figure 2.11) works in a similar way. However, the via plug is 
filled in the same step as the metal line thus reducing the number of steps involved. 
2.2.6 Future technologies 
The ITRS 2003 (International Technology Roadmap for Semiconductors 2003) [6] mentions 
several technology trends and challenges which might occur in VLSI technology in the next 
15 years. Many of the technologies required to keep up with Moore's law are already known 
but solutions to some problems still have to be found. A few of the main future trends are 
described in the following along with relating material and process requirements. 
According to the roadmap the number of interconnect layers will continue to increase, 
adding extra cost to the manufacturing and decreasing the yield. The high number of inter-
connect layers and devices will increase the overall interconnect length on the chip and lead 
to cooling problems. The distance between the top of the chip and the layer with the active 
devices will grow, thus making an efficient heat transfer more difficult. Furthermore, the in-
creasing device density will concentrate the heat on a small area and make power dissipation 
an even bigger problem. 
There are a number of things which can be done to reduce the power dissipation problem. 
First of all, the devices can be operated at a lower voltage and consequently the power de- 
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Figure 2.10: Damascene process. 
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Figure 2.11: Dual damascene process. 
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creased. Secondly, it can be tried to reduce the resistance of the interconnects by choosing a 
material with a lower resistivity. 
One of the trends predicted and communicated in the ITRS 2001 is the introduction of 
advanced gate dielectrics (high-K) to reduce the RC delay. However, most of the dielectrics 
reported require the use of metal rather than polysilicon as a gate material [28]. This is 
because many of the dielectrics investigated are metal-oxides and react with silicon. 
Metals have a further advantage compared to polysil icon due to their widely different work 
functions. Polysilicon gates can be doped to adjust the threshold voltage of the MOS devices 
but this requires an activation anneal thus increasing the overall thermal energy. Metals 
can be chosen according to their work function so that no channel doping is needed [ 28]. 
There are two ways to accomplish this which are depicted in Figure 2.12. Firstly, a metal or 
conductor with a work function leading to a Fermi level in the middle of the silicon bandgap 
(TiN for example) can be employed (midgap metal gate). This results in the same threshold 
voltage for both a n-channel and a p-channel device. Also, the number of masks required 
is reduced because all gates of a CMOS circuit can be created in the same process step. The 
second method makes use of two different metals (such as aluminium and platinum) for the 
gates of the n-channel and the p-channel device (double metal gates). 
Vacuum level 
Metal with workfunction close to 
the silicon conduction band 
EC 	 (for N-MOS transistor)
1100, 
Metal with workfunction in the middle of 
________ the conduction and the valence band 
(for N- and P-MOS transistors) 
Metal with workfunction close to 
the silicon valence band 
(for P-MOS transistor) 
Figure 2.12: Possible positions of materials in the silicon band. 
According to the ITRS 2003, metal gates could delay the introduction of high- K dielectrics 
until the year 2009 while, with polysilicon gates, they are expected to be necessary from 2006. 
In present CMOS processes, heavily doped polysilicon is used as the gate material. However, 
it is difficult to create a high dopant concentration at the interface between the gate and the 
dielectric. This causes the lower part of the gate electrode to be depleted when the MOS 
transistor is switched on and this means that the actual dielectric thickness is increased. The 
increase of the equivalent oxide thickness (EOT) due to gate depletion is typically in the 
range of 0.4 —0.5 nra [19], which is a significant amount considering an equivalent physical 
oxide thickness of 1 nm for the 70 nm technology suggested by the roadmap. The gate 
E 
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depletion is expected to become a problem for polysilicon gates with a dopant density of 
1.1020 cm—' in 2006. Besides the thickness of the depletion region in the polysiicon gate, the 
EOT also consists of a contribution from quantum effects in the channel. The maximum of 
the carrier density under the dielectric lies a short distance from the interface in the substrate 
and enlarges the EOT. An increase of the effective oxide thickness therefore also occurs even 
when metal gates are used. 
A major issue when using metal gates is the low melting point of most metals and their 
interaction with other materials at low temperatures. The self-aligned gate process described 
earlier requires high temperature to activate the implanted dopants. A possible solution to 
the problem is the replacement gate process [29]. Here, a polysilicon dummy gate is used to 
define the source and the drain regions. The polysilicon is then removed and replaced by a 
metal gate. 
2.3 Organometallic materials in semiconductor manufacturing 
2.3.1 Organometallic processes 
Organometallic materials are widely used in the repair of photolithography masks and inte-
grated circuits. The method usually employed is the focused ion-beam induced deposition 
of metals using an organometallic precursor gas. To produce a metal feature, the gas is in-
jected into a vacuum chamber via a needle which ends close to the sample surface. The ion 
beam decomposes the gas and leaves behind a metal film. A review of this technique was 
written by Prewett [30]. Its applications in the semiconductor field range from the creation 
of cross-sections of integrated circuits to the repair of microchips by removing or depositing 
material. The deposition of platinum from an organometallic material was reported by Tao 
et al. in the early nineties [31]. 
Other research focused on the direct laser-writing of a metal pattern from a metal contain-
ing organic compound which was either solid [32, 33, 34, 35] or in the liquid phase [36,37] 
by means of photothermal (pyrolitic) decomposition. In some cases, the sample needs to be 
rinsed in a liquid after exposure in order to remove organic residue. 
Finer and more controllable features can be realised by photochemical (photolitic) de-
composition. This principle was employed to deposit and pattern metal by irradiation of 
a solid organometallic material through a photolithographic mask [38, 39,40,41 ] or by laser-
writing [42]. Some of the processes reported require the use of solvents in order to re-
move organic residue from the exposed film. Also, the photochemical decomposition of a 
gaseous precursor by exposure using a UV lamp and lasers has been employed to produce 
copper [ 43]. 
Another possible process is the deposition of a thin patterned metal layer from an orga-
nometallic material which is then used as a catalyst for the following electroless plating of a 
conductor [44]. 
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Metal Precursor Exposure Feature Film Resistivity Ref. 
method size thickness 
[tm] [urn] [10 8 flrn] 
Al liquid laser writing 3 1000 5.6 [36] 
Cu solid laser writing - - <10 [35] 
Pd liquid laser writing 10 - - [37] 
solid laser writing 1.8 - 40-240 [34] 
Pt gas ion-beam writing 0.3 - 70 [31] 
solid laser writing - <100 <200 [33] 
Au solid UV light and mask 1.2 - 40 [41] 
solid UV light and mask <1 15 - [38] 
solid e-beam writing 0.5 100 2.3a [39] 
solid laser writing - 1500 12 [45] 
solid laser writing 3.5 40 4.5 [42] 
'measured on conducting substrate 
Table 2.3: Properties of some of the organometallic processes reported in the literature. 







Table 2.4: Resistivities of some metals. 
While organometallic materials have a broad use in the repair of small numbers of circuits 
and masks, they do not yet have an application in modern IC manufacturing. 
2.3.2 Properties of metal features deposited from an organometallic 
The feature sizes and resistivities achieved by different authors differ widely and are sum-
marised in Table 2.3. For comparison, known bulk resistivity values for some metals are 
listed in Table 2.4. The resistivity of most films reported lies well above the bulk resistiv-
ity, the cause of which can be attributed to inhomogeneity and thin film effects as described 
in Chapter 5. The exceptionally low resistivity of 2.3 . 10 8  flrn (bulk resistivity of gold: 
2.35 . 10_8  fin) measured for gold films created by e-beam exposure of a solid organome-
tallic material is questionable due to the film being deposited on a conducting surface and 
should therefore not be included when comparing films. 
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2.4 Platinum in semiconductor processes 
2.4.1 Applications of platinum in semiconductor manufacturing 
Platinum has many applications in semiconductor processes, especially as barrier layers [47] 
or as a component in the formation of suicides [26]. Barrier layers are used in integrated 
circuits so as to avoid the diffusion of one material into another. Aluminium for example 
forms a compound with a silicon content of approximately 0.5% when in contact with silicon 
and heated to 450 °C [48]. This is a major problem and causes spikes to be formed at alu-
minium/silicon junctions which can result in the failure of a device. Platinum, in the form 
of a silicide (e.g. PtSi), effectively prevents the interdiffusion of aluminium and silicon. In 
modern semiconductor processes, T1N is the most popular barrier layer. 
2.4.2 Influence of platinum on semiconductor structures 
One of the issues of interest for this work is the impact of platinum on underlying layers in 
a MOS stack. The influence of platinum on the silicon/silicon dioxide interface was studied 
early [49] and a shift of the C-V curve (see Chapter 6) of a MOS structure was observed af-
ter diffusion of platinum in nitrogen at a temperature of 900 ' C. An investigation into the 
degradation of the silicon dioxide layer of a platinum/silicon dioxide/silicon structure due 
to annealing in nitrogen at temperatures between 400 °C and 850 °C was reported in the 
nineties [50]. It was found that, when annealing at temperatures above 600 °C, the break-
down voltage decreases significantly. Also, the interface state density at the silicon/silicon 
dioxide layer was thought to increase because of thermally induced stress. Based on their 
findings, the authors excluded the possibility of platinum being used as a gate material for 
MOS devices. The reaction of platinum with silicon dioxide substrates in a hydrogen envi-
ronment was described by Lamber et al. [51]. 
When platinum is in contact with silicon and heated to a temperature of about 350 C, 
it forms platinum suicide PtSi in a two stage process via the intermediate Pt2SL It was 
shown that reactions between the two materials already take place at temperatures as low as 
170°C [52]. 
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Contents 
3.1 Organometallic compound 	22 
3.1.1 Bonding mechanism 23 
3.1.2 Photochemical reaction 	26 
3.2 Process 	27 
3.2.1 	Deposition 	27 
3.2.2 Exposure 28 
3.2.3 Heat treatment 	28 
3.3 Discussion 	32 
T
HE organometallic process used in this research is based on two photosensitive orga-
nometallic materials which can be exposed using UV, e-beam or ion-beam lithog-
raphy in order to photolitically form the required metal pattern. This chapter de-
scribes the chemical structure and photochemical reaction associated with the organometal-
lic compounds as well as the process used to create patterned metal layers on a substrate. 
The organometallic material and the associated process used in this work were developed 
at the University of Dundee [53]. An analysis of the material and study of the chemistry of 
the compound and the platinum films produced are reported elsewhere [541. 
3.1Organometallic compound 
It is important to point out at the beginning of this section that the bonding mechanism and 
the photochemical reaction described in the following are possible explanations only and 
research into the exact mechanisms behind the organometallic process is still under way. 
An organometallic is a compound containing at least one metal-carbon bond. The flu-
oro platinum complexes (C 3 F7 )2  Pt" - C8 H 12 (cis bis-(normal-perfluoropropyl) platinum(II) 
1,5-cyclooctadiene) [53] and (C 3 F7 )(CH3 )Pt" - C 8 H 12 (cis methyl iso-perfluoropropyl plat-
inum(II) 1,5-cyclooctadiene) used for this work are such compounds and the chemical struc-
ture of the former is shown in Figure 3.1. 
It can be seen that the molecule of (C 3 F 700" - C8 H 12 consists of a platinum atom to 
which two C3 F 7 groups are attached on one side and a C 8 H 12 group (cycloocta-1,5-diene or 
COD) on the other. The second organometallic has one of the C 3 F7 groups replaced by a CH 3 
group. 
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Figure 3.1: Structure of the organometallic material. 
It should be noted that, although this research utilises a platinum organometallic, similar 
compounds based on other metals such as silver, gold, molybdenum, hafnium, tantalum and 
tungsten can be produced. 
3.1.1 Bonding mechanism 
The possible bonding mechanisms related to the organometallic material (C 3 F 7 ) 2 Pt 1 ' - 
C5 H 1 2 can best be explained using electron orbitals which are probability densities for elec-
trons around a nuclei. Orbitals for the is, 2p and 3d shell calculated from eigenfunctions for 
one-electron atoms [55] are shown in Figure 3.2, Figure 3.3 and Figure 3.4, respectively. 
The bond between the platinum atom and the cycloocta-1,5-diene is made via backbond-
ing [56] as depicted in Figure 3.5. The cycloocta-1,5-diene acts as a ci donor/it acceptor ligand 
and is also called 4 -cycloocta-1,5-diene due to it having an hapticity of 4 (it has 4 electrons 
which can be bonded directly to the metal). The ci bond is created by electrons from the COD 
which fill the bonding orbital. Backbonding occurs if electrons from the metal fill the empty 
antibonding 7r-orbitals of the C-C bond, thus weakening it (its length can then similar to a 
single bond) and creating two metal-carbon bonds which can be represented by ci bonds. 
Pt 11 , as it occurs in the compound, possesses a (d) 8 metal centre and therefore forms a 
square-planar coordination complex. In a free atom, the five d orbitals, which are shown in 
Figure 3.4, have the same energy. If a ligand is present, ligand field splitting occurs and the 
d22 orbital situated in the xy plane pointing directly at the ligand (e 9 set) has a higher 
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Figure 3.2: Hydrogen atom is orbital. 
energy than the remaining four d orbitals (t 29 set). It is energetically advantageous for the 
electrons of the COD to occupy the o bonding molecular orbitals. At the same time, the e 9 set 
of the metal is formed by the antibonding levels of the COD. The empty antibonding orbitals 
of the COD also lower the t2g  set which is subsequently filled with electrons from the metal. 
The bonding of the two C 3 F 7 groups to the Pt° can be explained as follows. C 3 F7 needs 
a single electron to complete an octet and can therefore accept an electron. Pt°, which has 
an electron configuration of [Xe](4f)' 4 (5d) 9 (6s)', has ten valence electrons and can donate 
electrons. We thus have electron pair bonds between Pt' and the C 3 F 7 groups. The bond 
is a single bond which means that it is a o bond. Owing to the removal of two electrons 
from the platinum, it is in the oxidation state Pt I I which has an electron configuration of 
[Xe](4f) 14 (5d) 8 . The C 3 F7 groups have a high electron affinity and thus weaken the Pt - 
C8H 1 2 bond. It is possible to replace the C 3 F 7 by some other group in order to adjust the 
bond strength, which has been done in the case of the (C 3 F 7  ) ( CH 3  ) Pt 11 - C 8 H 12 compound. 
The resulting molecule is a coordination complex, a geometrical isomer called cis, and is 
likely to be stable due to it complying with the 16-electron rule for square-planar molecu-
les [56]. There are four electrons from the C 8 H 1 2 ligand, ten electrons from the Pt° and one 
electron from each of the C 3 F 7 groups. 
The bonding effects related to the (C 3 F 7 )(CH 3 )Pt" - C 8 H 1 2 compound are the same 
as described above, with the exception of the CH 3 group which replaces one of the C3F7 
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Figure 3.4: Hydrogen atom 3d orbitals. 
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Figure 3.5: The two different types of backbonding mechanisms. 
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groups. CH 3 also requires a single electron to complete an octet and is therefore bonded to 
the electron-donating platinum. Thus, there will again be 16 electrons around the platinum 
atom which predicts that the molecule is stable. 
3.1.2 Photochemical reaction 
It is thought that the bonds between the COD and the Pt of (C 3 F7 ) 2 Pt 11  - C8 H 1 2 can pho-
tochemically be broken by a pericyclic reaction according to a set of rules which are called 
the Woodward-Hoffmann rules [57]. A pericyclic reaction is a reaction whereby a reorgan-
isation of the bonds of a structure takes place at the same time and without going through 
intermediate compounds. 
The Woodward-Hoffmann rule for a thermal pericyclic reaction [58]. 
A ground-state pericyclic change is symmetry-allowed when the total num-
ber of(4q + 2) and (4T) a components is odd. 
The Woodward-Hoffmann rule for a photochemical pericyclic reaction [58]. 
A pericyclic change in the first electronically excited state is symmetry-
allowed when the total number of (4q + 2) and (4T)a components is even. 
The term symmetry-allowed stands for the continuous transformation of molecular or-
bitals of reactants into those of products in such a way as to preserve the bonding character 
of all occupied molecular orbitals at all stages of the reaction [57]. The suffixes s and a used 
in the component classifier stand for the terms suprafacial and antarafacial, respectively, and 
describe the geometrical setting of a reaction. When both ends of a component form new 
bonds on the same face, the component is suprafacial, if they form on opposite faces, the 
component is called antarafacial. The (4q+2) kind of component has 2, 6, 10, ... electrons 
whereas the (4r) kind possesses 4, 8, 12,... electrons. 
As mentioned earlier, there are two types of bonds involved in the Pt/COD structure. 
Firstly, there is the a bond between the filled bonding orbitals of COD and the empty d-
orbital of the metal. Figure 3.6(a) shows the HOMO (Highest Occupied Molecular Orbital) 
of COD and the d2_,2 orbital of the metal. This situation can be expressed by a suprafacial 
7t bond between the two carbon atoms and a suprafacial a bond to the Pt. The m bond is a 
(4r) component and thus does not have to be counted. The a bond is a (4q + 2) s compo-
nent. These bonds are present twice and we therefore get a total number of 2. Secondly, the 
metal is bonded to the LUMO (Lowest Unoccupied Molecular Orbital) of COD via 7t acceptor 
interaction which is depicted in Figure 3.6(b). In the extreme, this results in two bonds which 
resemble a bonds, thus adding two (4q + 2) components. Again, the components are exist-
ing twice and lead to a total number of 4. This means that the structure has a total number 
of (4q + 2) and (4T),, components which is even and a photochemical pericyclic reaction is 
therefore allowed according to the Woodmann-Hoffmann rules. 
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(b) rr bond 
Figure 3.6: The two different types of backbonding mechanisms applied to the organo-
metallic material. 
If a photon with high enough energy strikes the molecule, the Pt - C 3 F 7 bond breaks. This 
process is facilitated by the trans-effect which states that ligands opposite to the leaving group 
may influence the rate of substitution in a square-planar complex [59,60]. Strong a donor 
or 7t acceptor ligands, as the COD in the organometallic material, accelerate substitution of 
the group which lies trans or opposite to the ligand, which is one of the C 3 F 7 groups. The 
second C 3 F 7 group and the COD then detach themselves because the compound does not 
comply with the 16-electron rule anymore and free the platinum atom. A similar reaction 
was reported in the literature [61]. The reaction is thought to conform with the formula 
2(C 3 F 7 ) 2 Pt" - C 8 H 12 + ivy - 2Pt° + 2COD + 2C6 F 14 . 	 ( 3.1) 
The chemical formula indicates that two molecules of the organometallic material are in-
volved in the photochemical reaction and the two C 6 F14 groups are created by bonding of a 
C 3 F 7 group from one molecule with a second one from the other. 
The dissociation of the (C 3 F 7 )(CH 3 )Pt" - C 8 H 12 is thought to work in a very similar 
manner. However, due to the asymmetry, the molecule is less stable and the photochemical 
reaction can therefore be faster. 
3.2 Process 
The deposition of a patterned metal layer using the organometallic materials described above 
can be divided into three main parts, namely deposition, exposure and heat treatment. 
3.2.1 Deposition 
For this research, the organometallic material was deposited by PVD (Physical Vapour De-
position) using an Edwards Auto 306 Vacuum Coater. The compound, which was available 
in the form of a powder, was put into a tungsten boat which was then placed into the bell 
jar of the evaporation tool. The chamber was evacuated and the compound evaporated onto 
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the sample by resistive heating of the boat. The sample itself was placed on a rotating disk 
situated directly above the tungsten boat and fixed at an angle of 45 O•  Due to the compound 
having a very low evaporation temperature, the evaporation time was in the range of a couple 
of seconds and a spatial variation of the resulting film thickness over the wafer was observed. 
3.2.2 Exposure 
The exposure of the organometallic material was done using an OAT Model 500 Mask Aligner 
working at a wavelength of 260 mm. The exposure at an output power of approximately 
16.5 mWcm 2 lasted for typically two hours in the case of (C 3 F 7 ) 2 Pt" - C 8 H 12 and forty 
minutes if (C 3 F7 )(CH 3 )Pt" - C 8 H 12 was used, during which the mask was in contact with 
the underlying sample. Other exposure techniques, e.g. e-beam or ion beam, could poten-
tially be used to produce higher resolution patterns but would also result in low throughput. 
E-beam and ion-beam lithography usually use maskless direct writing, exposing only a small 
area at a time. 
After exposure, organometallic material is left in the unexposed regions and platinum, as 
well as organic residue, is left in the exposed areas. 
3.2.3 Heat treatment 
The heat treatment consists of three separate stages which are referred to as sublimation, 
oxidation and reduction step. The first stage, the sublimation step, is used to remove the 
unexposed organometallic material. Stage two, the oxidation step, and stage three, the re-
duction step, are used to remove the organic residue in the exposed regions, thus purifying 
the deposited metal. A typical change of the topology during the heat treatment is shown 
in Figure 3.7 on the basis of a pad and a line. It can be observed that after exposure, the 
pattern can already be identified. After the first heat treatment step, the material around the 
pattern has been removed and during the second stage, the film thickness is reduced due to 
the evaporation of the organic parts in the film. 
Temperatures and environments for the heat treatment were established at the University 
of Dundee while developing the organometallic material. The sublimation step is conducted 
for six hours in nitrogen at 75 ' C. For stage two, the sample is heat treated for one hour at 
250 ° C in air while stage three is done for four hours at 350 ° C in a 5% hydrogen in nitrogen 
atmosphere. Greek cross test structures with an arm width of 10 .Lm produced on a silicon 
dioxide substrate using the organometallics (C 3 F7 ) 2 Pt" - C 8 H 12 and (C3 F7 )(CH 3 )Pt" - 
C 8 H 1 2 are shown in Figure 3.8(a) and Figure 3.8(b), respectively. 
However, the facilities in Dundee are designed for small samples only and do not allow the 
processing of whole wafers. It was therefore necessary to develop a system compatible with 
three inch wafers as used in this work. 
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Figure 3.7: Change of the film topology during the heat treatment. 
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(a) Greek cross with an arm width 
of 10 .im produced from 
(C3 F 7 ) 2 Pt 11 - C 8 H 12 . 
(b) Greek 	cross 	with 
an arm width of 
10 .tm produced from 
(C3F7)(CH3)PtU - C3 H 12 . 
Figure 3.8: Platinum features manufactured at the University of Dundee using the orga-
nometallic process and a test chip mask designed for this work at University 
of Edinburgh. 
For the first two stages of the heat treatment, a Tenney Junior oven with a setup like shown 
in Figure 3.9 was used. Whole wafers were placed on a glass holder at the bottom of the 
oven while chips were put onto the top of a wafer situated on the glass holder. The control 
system of the oven allows the two stages to be done automatically, without interference of an 
operator. Stage three is conducted in a furnace with the wafers being placed standing in a 
boat and chips laying on a wafer. 
The maximum temperature of the oven used is 200 °C and the furnace is usually working 
at 435 ° C. This, together with the fact that the samples could only be heat treated in air 
in the oven, made it necessary to reengineer the heat treatment. Due to the temperature 
of stage two being lower than the temperature used at the University of Dundee (195 °C 
was chosen instead of 250 °C), the time was increased from one to four hours, while the 
times for stages one (75 °C) and three (435 °C) were identical to the ones used during the 
heat treatment in Dundee. Structures resulting from the heat treatment at the University of 
Edinburgh are depicted in Figure 3.10(a) for (C3F7)2PtU - C8H12 and Figure 3.10(b) for 
(C3F7)(CH3)Pt" - C8H12. 
Quartz carrier 
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Figure 3.9: Setup used to process the samples in the oven. 
(a) Contact resistance test struc-
ture with an arm width 
of 10 nrt produced from 
(C 3 F 7 ) 2 Pt 11 - C 8 H 12 . 
(b) Contact resistance test struc-
ture with an arm width 
of 10 .tm produced from 
(C3 F7 )(CH3 )Pt' 1 - C3 H 12 . 
Figure 3.10: Platinum features manufactured at the University of Edinburgh using the 
organometallic process. Note that in contrast to the structures in Figure 3.8, 
the pads are made of aluminium. 
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3.3 Discussion 
Patterned platinum structures have been deposited using UV exposure of an organometallic 
material invented at the University of Dundee. A new process was successfully developed 
which allows the organometallic compound to be utilised together with three inch wafers 
instead of the 1 cm  chips used previously. 
It was found that features produced on whole wafers using the facilities in Edinburgh are of 
similar quality as the ones on small chips heat treated at the University of Dundee, indicating 
that the temperatures and times chosen are in a suitable range. A simple test, the scotch 
tape test [62], was employed to investigate the adhesion of the produced metal films to the 
substrate. A piece of adhesive tape was attached to the surface and pulled. The films did not 
peel meaning that they possessed some adhesion to the substrate. Measurements of the film 
topology at different stages of the organometallic process (Figure 3.7) showed that the pattern 
produced is larger than the pattern on the mask. This effect is likely caused by diffraction of 
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D
URING the course of this work, two test chips were utilised. The first one, called 
UDEA VO was designed and manufactured in order to characterise the metal de-
posited using the organometallic process by means of resistivity and capacitance 
measurements. This was important for material development and evaluation. The second 
chip, named UDEA Vi, was used to investigate the suitability of the organometallic process 
for the fabrication of standard metal gate transistors, allowing process development and de-
vice evaluation. 
This chapter describes the layout of the chips and the processes used for the production. 
The test structures on the chips are only briefly mentioned and will be explained in detail in 
later chapters. 
4.1 Test chip UDEA VO 
The test chip UDEA VO is a one layer design which meant that in order to compare measure-
ment results, two batches of wafers were processed, one using the organometallic process and 
the other using standard processes. 
4.1.1 Layout 
There are three different kinds of test structures on the test chip UDEA VO (Figure 4.1) which 
are listed in Appendix A. 
• Resistivity test structures 
• Linewidth test structures 
• Capacitors for C-V measurements 
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All resistive test structures, which include the ones used to measure the linewidth, are present 
in two versions, one of which possesses large metal areas to reduce the effect of joule heat-
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Figure 4.1: Layout of the test chip UDEA VO. The resistivity structures are situated in 
the upper left-hand corner, linewidth test structures in the upper right-hand 
corner and the capacitors below. 
4.1.2 Process 
The starting material for the manufacturing process is a < 100 > n-type silicon wafer. First 
of all, an oxide with a thickness of 0.5 tni is grown and the front of the wafer coated with 
photoresist. The photoresist is then used to mask the layer while etching away the oxide from 
the back. After stripping the photoresist, the back of the wafer is doped using phosphorus. 
The doped region is necessary to create a good ohmic contact to the aluminium which is 
sputtered onto the back of the wafer later in the process. All oxide is then removed and 
the wafer reoxidised to a thickness of 100 itm (Figure 4.2(a)). Up to this point, all wafers 
are processed in the same way, regardless of their designation for aluminium structures or 
structures manufactured using the organometallic process. The metallisation is then done 
by different techniques. 
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Film Organometallic 	 Heat treatment done at 
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Table 4.1: Names given to the deposited platinum films for UDEA VO. 
The aluminium metallisation starts with sputtering a metal layer of 0.5 trri thickness 
which is then coated with photoresist and exposed using standard lithography. After de-
veloping the photoresist, the pattern is transfered onto the aluminium by a dry etch process. 
The remaining photoresist is finally removed, leaving behind the desired metal structures on 
the silicon dioxide. 
The creation of the metal features using the organometallic process works very differently. 
First, the organometallic material is deposited onto the silicon dioxide by PVD (Physical 
Vapour Deposition) in an Edwards Auto 306 Vacuum Coater and exposed for one hour using 
deep UV light from an OAI Model 500 mask aligner with an exposure system working at a 
wavelength of 260 nm. The organometallic material deposition was performed in Dundee 
as they had considerable experience in this process. The lithography was also undertaken at 
Dundee, partly due to concern about possible emissions from the material during exposure, 
and also because the material was tuned for 260 nm which did not suit lithography systems 
at the University of Edinburgh (note that the material is capable of being tuned to any of 
the standard lithography wavelengths). Unexposed organometallic compound and organic 
residue is then removed in an oven by the first heat treatment step. Also, the oxidation, which 
is the second stage of the heat treatment, is done. The final heat treatment step is conducted 
later together with the aluminium anneal. For future reference, the films are assigned names 
according to the organometallic material used and the place where the heat treatment was 
conducted. These are given in Table 4.1. 
The wafers now look as shown in Figure 4.2(b) on the base of a structure with platinum 
metallisation. Both, the wafers with the aluminium pattern and the ones processed using 
the organometallic process are then coated with photoresist on the front. The oxide on the 
back is then etched away and aluminium for the back contact sputtered on. To finish the 
process, the aluminium is annealed in an atmosphere of 40% H 2 in N 2 at 435 °C which leads 
to the structure depicted in Figure 4.2(c). This annealing step is also the third stage of the 
heat treatment of the organometallic process. The temperatures and times chosen for the 
heat treatment depended on the treatment being done either in Dundee or Edinburgh and 
are given in Chapter 3. Also, in case of films a and c, the anneal of the aluminium was done 
before the organometallic process. 
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Figure 4.2: Process used to manufacture UDEA VO. 
The runsheet used to manufacture the test chip is detailed in Appendix B and a picture of 
a manufactured chip is shown in Figure 4.3. 
4.2 Test chip UDEA Vi 
4.2.1 Layout 
Besides transistors this test chip consists of semiconductor test structures to characterise 
the MOS stack and materials involved. The test structures on UDEA Vi (Figure 4.4) can be 
divided into seven groups. All the test structures on the chip and their dimensions can be 
found in Appendix A. 
• P-MOS transistors 
• Resistivity test structures 
• Linewidth test structures 
• Contact resistance test structures 
• Capacitors for C-V measurements 
• Interdigitated capacitors 
• Optical test structures 
Note that the chip was designed so that no platinum was in direct contact with silicon. The 
reason for this is the formation of platinum silicide at temperatures as low as 170 °C (see 
Section 2.4). 
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Figure 4.3: Test chip UDEA VO. 
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Figure 4.4: Layout of the test chip UDEA Vi. 
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4.2.2 Process 
A P-MOS process was employed for UDEA Vi. In order to simplify the manufacturing, a tech-
nology based on an existing aluminium gate process which did not need ion-implantation for 
adjustment of the threshold voltage VT was used. While the gate metal was replaced by plat-
inum deposited from an org anometallic material, aluminium was still used for interconnects 
and pads. The process sequence is shown in Figure 4.5 on the basis of a platinum gate transis-
tor. The creation of the back contact is not shown in the picture but is identical to the process 
described for UDEA VO. The replacement of the gate material required some considerations 
based on the issues mentioned in Chapter 2.4. 
The starting material for the technology described is a three inch n-type silicon wafer with 
a < 100 > orientation and a resistivity of 20-40. 10 flm. The original process was based 
on wafers with a < 111 > orientation due to the higher oxide fixed charge compared to 
wafers with a < 100 > orientation [64]. The positive oxide fixed charge at the silicon/silicon 
dioxide results in an accumulation region below the interface and thus isolates the transistor 
device. However, it was decided to sacrifice the good isolation in favour of better availability 
and less charges in the silicon dioxide layer of the MOS devices being produced. 
To start the processing, an oxide with a thickness of approximately 1 .tm is thermally 
grown in a furnace by wet oxidation for one hour at 1100 ° C. Photoresist is then spun onto 
the front of the wafer and the oxide on the back removed by dry etching in a CF 4/H2 plasma 
before putting it into a furnace at 1000 °C for 15 minutes to diffuse phosphorus from solid 
sources. After deglazing the wafer in a 10% HF bath, the front of the wafer is wet oxidised 
for one hour at 950 °C (Figure 4.5(a)). Next, photoresist is deposited, contact printed using 
a Karl Suss MA8 mask aligner and developed. The oxide is then patterned by dry etching 
in a CF4/H2 plasma and used as a mask for the following boron diffusion which is done at 
1000 ° C for 30 minutes using boron from solid sources (Figure 4.5(b)). The wafer is after -
wards deglazed as described above and the field oxide of 1 .i.m. grown (Figure 4.5(c)) by wet 
oxidation for 15 hours at 950 °C. This field oxide is patterned by dry etching in the next 
step so as to prepare the wafer for the production of the gate oxide (Figure 4.5(d)). The gate 
oxide with a thickness of 100 n.m is then created by wet oxidation for 15 minutes at 950 °C 
followed by a 30-minute anneal at 950 °C in a nitrogen atmosphere in order to reduce the in-
terface trap density (Figure 4.5(e)). The wet oxidation reduces the oxidation time compared 
to a dry process and is less prone to contamination due to the scavenging action of the water 
vapour. It must be noted that now there is also a thin oxide in the areas where the source and 
drain contacts will be. This procedure reduces the amount of silicon dioxide which has to be 
removed when etching the contact holes. At this point of the fabrication, the whole wafer is 
covered by either thin or thick oxide. 
The platinum gate is then deposited and patterned using the organometallic process which 
starts with the deposition of the organometallic material by PVD (Physical Vapour Deposi- 
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Film Organometallic 
name (C3F 7 )2Pt" C8H12 (C3F 7 )( CH3)Pt" C8 H12 
e 
I, 
Table 4.2: Names given to the deposited platinum films for UDEA Vi. 
tion) in an Edwards Auto 306 Vacuum Coater. The film is then exposed using deep UV light 
from an OAI Model 500 mask aligner with an exposure system working at a wavelength of 
260 nm. As for UDEA VO, the evaporation and exposure were done at the University of 
Dundee. To finalise the organometallic process, the wafer is heat treated as described above 
for UDEA VO, with the exception of the duration of the third step, for which two hours were 
chosen. This leads to a structure as depicted in Figure 4.5(f). Table 4.2 shows the names given 
to the deposited platinum films, according to the organometallic material used. In contrast to 
the films used for UDEA Vi, no samples were heat treated in Dundee because no equipment 
for whole wafers was available. 
The contact holes are then defined and again etched using a CF4/H2 plasma (Figure 4.5(g)). 
It can be seen that in order to produce the contact holes it is only necessary to etch through 
the thin oxide and not the field oxide. Next, an aluminium layer with a thickness of 0.5 ltm 
is sputtered on and patterned by wet etching using a mixture of phosphoric, acetic and nitric 
acid at a volume ratio of about 36:5:1. This approach was chosen because of the very thin 
platinum underlying the aluminium which does not allow any overetching. The high selec-
tivity of a wet etching process avoids this problem even though it reduces the resolution due 
to underetching. Figure 4.5(h) shows the resulting structure. The front of the wafer is then 
coated with photoresist, all oxide removed by dry etching and 0.5 j.tm aluminium sputtered 
onto the back. Finally, the photoresist is removed, the aluminium sintered for 10 minutes in 
a 40% hydrogen in nitrogen atmosphere at 435 °C and a protective oxide can be deposited 
(Figure 4.5(i)). 
Appendix B includes the runsheet, mask nomenclature and design rules which were used 
to produce the test chip. A picture of a typical chip is shown in Figure 4.6. 
4.3 Discussion 
Two different test chips with a size of approximately 1 mm  and including a range of test 
structures were designed and successfully manufactured. 
The production of the test chips brought to light that the organometallic process lacks con-
trollability and only a fraction of all the samples processed could be used for this work. On 
some samples, even features with sizes of 50 ltm did not resolve, the structures disappeared 
completely during the heat treatment or did not show any metallic behaviour, rendering the 
samples useless for this work. 
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Figure 4.5: Process used to manufacture UDEA Vi. 
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Figure 4.6: Test chip UDEA Vi. 
Possible reasons for the bad reproducibility can be divided into the three categories mate-
rial, process and environment. Every batch of material supplied by the chemists at the Univer-
sity of Dundee appeared to be slightly different which could partly have been caused by the 
project twice being transferred between the university and AMCET Ltd, a spin-off company, 
and different people being involved in the synthesis of the material. Besides, the properties 
of the organometallics were thought to change over time. Many processing steps at the Uni-
versity of Dundee being done using cleanrooms and equipment which did not conform with 
the high standards required for semiconductor manufacturing also meant that the material 
was exposed to potential contaminants and light. For reasons described in Chapter 3, accu-
rate control of the evaporation process proved to be difficult, a fact which is reflected in the 
results from thickness measurements presented in the following chapters. 
The bad reproducibility and controllability observed during fabrication of the test chips 
makes the integration of the organometallic into an IC process difficult, if not impossible. 
Moreover, the long exposure in the range of tens of minutes or even hours is a drawback and 
needs to be shortened. 
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T
HE resistivity of a material used in an IC process is important because it greatly in-
fluences the speed of devices and is the most important criterion when considering 
a material for gates and interconnects. Interconnect lines are used to link different 
devices on an IC together and should ideally transfer signals without any losses and delays. 
The RC time constant of an interconnect line is given by 
RC =(5.1) 
Wt d 
where p is the resistivity of the interconnect material, I is the length of the line, c is the dielec-
tric constant, d is the thickness of the insulating film, w is the width and t is the thickness of 
the conducting film [65, 66, 67]. 
Resistance measurements indirectly also allow the determination of the width of lines and 
can thus provide information about accurate control of feature size which is of great signif-
icance in modern semiconductor processing. There are other ways of measuring the actual 
size of a pattern, which include optical and mechanical methods [68], yet the electrical tech-
nique has the advantage of being very fast and accurate compared to the others. 
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5.1 Basics 
5.1.1 Sheet resistance and resistivity 
From Equation 5.1, it can be seen that the resistivity p is the key factor in the RC delay since 
it is affected by the interconnect material. Its measurement is therefore a simple way to deter -
mine the relative performance of an interconnect system. If the material is a semiconductor, 
its resistivity depends on the free electron density a, the hole density p and the electron and 
hole mobility and .t, respectively. It can be expressed by the relationship 
P = q(n+ptp)' 	
(5.2) 
where q is the electron charge. 
In IC manufacturing, the sheet resistance Rs is often used to specify the resistivity. The 
resistance of a metal layer with length 1., width w and thickness t is calculated using the 
expression 
R = 	 (5.3) 
Wt 
where p is the resistivity of the material. 
The sheet resistance Rs, which has the unit U/LI, is the resistance of a square of a film of 
given thickness and can be calculated by dividing the resistance by the number of squares 
with side length w which leads to the formula 
Rw 	p 	
(5.4) R5=-1---=--.  
One of the simplest structures for measuring the resistance of a material is the bridge resis-
tor (Figure 5.1). This structure minimises the error introduced by the contact resistance by 
separating the current and the voltage terminals. Such a layout is called Kelvin arrangement. 
To determine the resistance a current is forced through contacts C and D and the voltage 
drop over contacts A and B measured. The sheet resistance can then be extracted using the 
equation 
R5= 1 --., 	 (5.5) 
where w is the width of the bridge and I the distance between contacts A and B. 
Van der Pauw described a method of measuring the sheet resistance of flat samples of 
arbitrary shape without knowing the current pattern [69,70]. In the theory it was assumed 
that the contacts are at the circumference of the sample, the contacts are sufficiently small, 
the sample is uniformly thick and the surface of the sample does not contain any isolated 




Figure 5.1: Bridge resistor test structure. 
holes. For an arbitrary geometry such as the one shown in Figure 5.2, 
	
RAB 	+ RBCDA . F 
	 (5.6) 
= ln(2) 	2 
where RAB,CD = VCD/IAB, RBC,D A= VDA/IBC and F is the van der Pauw correction fac-
tor. The correction factor depends on the factor RAB,CD/RBC,DA  according to the relation 
iv 
ir11 
	In (2) 	I 	In (2) BC _____ cosh 	 I 





A 	 B 
D 	 C 
Figure 5.2: Arbitrary shaped sample connected for van der Pauw resistivity measure-
ments. 
In case of a symmetrical structure the correction factor F is 1 and the formula can be 
simplified. The Greek cross (Figure 5.3) was confirmed to be a symmetrical van der Pauw 
structure with finite contacts if the arm length is greater than the arm width [71, 81. It is 
widely used to measure the sheet resistance. 
Rs 	
71 	 71 	VD  
= Fn( 	
RABDC 
= In (2) 'AB 	
(5.8) 
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The influence of surface leakage current and joule heating have been experimentally studied 
with various test structures [72,63]. 
Figure 53: Greek cross test structure. 
5.1.2 Contact resistivity 
Due to decreasing feature sizes on semiconductor circuits, contact resistance and thus contact 
resistivity is becoming an important factor in semiconductor processing. Berger [73] defined 
contact resistance RC as the difference between the resistance expected from an ideal contact 
and from an actual contact. Assuming a homogeneous current flow through the contact, the 
contact resistivity PC  can be estimated by multiplying the contact resistance by the contact 
area. There are several ways of experimentally determining the contact resistivity of which 
the TLM (Transmission Line Model) [74] was one of the most popular in the past. However, 
this model has the disadvantages that the dimensions of the test structure must be known 
exactly and there is more than one measurement necessary. Proctor and Linholm [75] made 
a different approach by using a four-terminal contact resistance test structures like the one 
shown in Figure 5.4. The measurement proposed is a Kelvin measurement and the resistance 
introduced by the current and voltage taps does therefore not influence the result. Differ-
ent layouts of the four-terminal contact resistance test structure and their influence on the 
resistance values measured have been investigated [76, 77, 78]. 
VD —VB 
Rç = RAC,DB = 
'AC 	
(5.9) 
5.1.3 Linewidth measurements 
The cross bridge resistor test structure [79,80] shown in Figure 5.5 is often used to measure 
the linewidth electrically and consists of a Greek cross and a bridge resistor, both of which 
were dealt with earlier. 
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Figure 5.5: Line width test structure. 
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First of all, the sheet resistance RS of the film is determined using pads A, B, E and F 
connected to the Greek cross. Then, the resistance RB of the bridge is measured and used 
together with the sheet resistance Rs to calculate the linewidth WB from the equation 
WB= RS LB 	
(5.10) 
KB 
5.1.4 Resistivity of thin films 
The resistance of a crystalline material is the result of electrons scattering at impurities, lat-
tice imperfections and phonons. The average distance travelled in a conductor by an electron 
between two collisions is called the electron mean free path I and is one of the main factors 
influencing the resistivity of a material. It is defined as 
l=UFT, 	 (5.11) 
where UF is the velocity at the Fermi surface and T the mean free time between two colli-









with 11. being the Plank's constant, in. the electron mass and T S the volume of a sphere whose 
volume is equal to the volume per conduction electron. Values of T for a variety of materials 
have been published in the literature [83]. The relationship between the electrical resistivity 
and ¶ can be written as 
4rrr 3 m 
= 3q2'r 	
(5.13) 
Using Equations 5.12 and 5.13 in Equation 5.11, it is possible to calculate the electron mean 
free path from a known resistivity value. Table 5.1 lists calculated values for the electron 
mean free path and compares them to data available in the literature. 
The above model illustrates that reflections of electrons at the surface will increase the 
electrical resistivity of a thin film. Fuchs [85] and Sondheimer [86] examined the rise of 
resistance with decreasing film thickness due to the reduction of the electron mean free path 
and developed suitable models. Mayadas and Shatykes [87] used an approach which also 
included the scattering at grain boundaries. These boundaries usually have little effect on 
the resistivity of a film because the electron mean free path is much larger than the grain size. 
However, if the films are very thin, the distance between the grain boundaries is smaller than 
the electron mean free path and thus the influence of the scattering at the grain boundaries 
can not anymore be neglected. Both, the scattering of an electron at the film surfaces and 
grain boundaries are depicted in Figure 5.6. 
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293 K [46] 
	
[iO'° m] mean free path' mean free path [84] 
[10 -8  flm] [mu] 
	
[mu] 
0 ° C 	100°C 
Li 8•55b 3.13 37.8 11.3 7.9 
Cu 1.6730 2.25 99.9 42.1 29.4 
Ag 1.59 2.61 141.5 57.5 40.5 
Au 2.35 2.54 90.7 40.6 29.0 
Ni 6.84 2.14 22.1 13.3 8.0 
Co 6.24 2.08 22.9 13.0 7.9 
Fe 9.71 2.06 14.4 22.0 15.6 
Al 2.6548 2.42 69.9 - - 
Pt 10.6 2.37 17.5 11.0 7.9 
calculated using Equation 5.11 and r data from [83] 
bat 273 K 
Table 5.1: Electron mean free path of some metals. 
Grain boundary 
Figure 5.6: Scattering of an electron at the film surfaces and grain boundaries. 
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Later investigation showed that quantum effects have to be taken into account so as to get 
adequate results even if the films are very thin and of high purity [88,89,90]. 
5.2 Materials and methods 
5.2.1 Test structures 
Four main categories of films were electrically characterised, namely structures deposited 
from (C 3 F7 )2Pt 11 C 8 H 12 and (C 3 F7 )(CH3 )Pt 11 C8 H 1 2 manufactured at either University of 
Dundee or University of Edinburgh. Resistivity test structures available on both UDEA VO 
and UDEA Vi were used and the names given to distinguish different films are the ones given 
in Table 4.1 and Table 4.2. If nothing else is mentioned, the samples were produced using the 
process described in Chapter 4. Due to a very limited number of test structures available, 
most results are based on a single measurement at one structure. 
5.2.2 Measurement setup 
The resistance measurements at the test structures were done using a HP 4156B Semicon-
ductor Parameter Analyzer. The sample was placed on a chuck in a metal box which was 
lightproof and maintained at ground potential. Movable tungsten probes were employed to 
make electrical contact between the test structures and the measurement equipment. 
5.2.3 Measurement procedure 
To measure the sheet resistance using the Greek cross structure described in Section 5.1.1, the 
following procedure was followed. First of all, a current was forced from A to B (Figure 5.3) 
and the voltage measured at the two remaining pads. The direction of the current was then 
reversed and the voltage measured again. The procedure was then repeated using A and 
D as current pads and measuring the voltage at B and C. The sheet resistance was finally 
calculated by taking the average of resistivity values calculated from all four measurements. 
To get reliable values, each voltage used to determine the resistivity was based on the average 
of ten measurements. 
To obtain the resistance using bridge resistors (Figure 5.1), a current was first forced in one 
direction (from pad D to C) and the resistance calculated using the voltage drop, measured at 
pads A and B. The current was then inverted and the average of both measurements, together 
with known dimensional information of the bridge, used to compute the resistivity. Again, 
the resistance values used for the calculation of the resistivity were the result of ten single 
measurements. 
The determination of the contact resistance using the four-terminal contact resistance test 
structure is done in a similar way as the procedure described for the sheet resistance. The 
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Film Sheet resistance [fl/LI] 
Bridge resistor 	 Greek cross 
1=350prn/w=10.tm w=10tm w=5j.tm 
a 	26.93 	 28.09 	37.09 
ba 132.13 90.42 102.57 
c 	3.30 	 3.17 	4.18 
d - 	 - - 
"heat treated for six hours at 435 °C 
Table 5.2: Resistivities for the different films measured using Greek cross and bridge re-
sistor test structures on UDEA VO. 
contact resistance is first measured by forcing a current from A to C and measuring the volt-
age drop from D to B (Figure 5.4). Next, the current is reversed and the resistance measured 
again. The voltage pads are then exchanged with the current pads and the measurement 
sequence repeated. Averaging the values from the four measurements leads to the contact 
resistivity. 
The procedure employed to electrically measure the linewidth using the crossbridge resis-
tor (Figure 5.5) begins as the one for the Greek cross structure, the only difference being 
that the narrow line connected to pad B can not be used to force the measurement current 
because it is only capable to carry small currents. After the sheet resistance has been deter-
mined using the Greek cross between pads A, B, F and E, a measurement current is forced 
from pad E to pad D and the resistance calculated using the voltage drop over pads B and C. 
The current is then inverted and the average of both measurements, together with the sheet 
resistance measured before, used to compute the width of the line. All resistance values used 
for the calculation were the result often single measurements. 
A Dektak 8000 profilometer was used to mechanically acquire information about the pro-
file of the features. 
5.3 Results and Discussion 
The results of resistance measurements on test structures on UDEA VO and UDEA VI are 
listed in Table 5.2 and Table 5.3, respectively. 
The tables show a large discrepancy between sheet resistance values measured using Greek 
crosses of different size and bridge resistors, suggesting errors in the measurements. This 
seems to be caused by variations of the film structure over the sample and the profile of the 
tracks which is included differently in the results from the two types test structures. The 
cross-section of the lines does not resemble a rectangular shape, as it can be seen in Fig-
ure 1.4(b). The extraction of the sheet resistance from measurements at bridge resistors and 
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Film Sheet resistance [fl/El] 
Bridge resistor 	 Greek cross 
1=200lnuIw=10im w=lOnu w=5j.m 
e 	32.13 	 32.62 	34.37 
f 31.25 - 	 - 
Table 53: Resistivities for the different films measured using Greek cross and bridge re-
sistor test structures on UDEA Vi. 
Greek crosses assumes a uniform film thickness over the whole area of the film, errors are 
therefore likely to occur in the cases shown in Table 5.2 and Table 5.3 above. A solution to 
the problem is the measurement of the cross-section of a line at different positions along a 
bridge resistor test structure as shown in Figure 5.7. This data, together with the resistance 
measured electrically, is then used to calculate an average cross-section area and to compute 
the resistivity. 











1 2 3 4 5 
Figure 5.7: The positions of the five profiles obtained from each bridge structure to cal-
culate the average area of the cross section. 
To determine the resistivity of a film, the resistance of lines of bridge resistors with a 
linewidth of 10 tm and a length of 350 j.tm on UDEA VO and of 200 on UDEA VI was 
measured. The cross-section of the lines was then obtained by a profilometer at five different 
positions, separated by spaces of approximately equal size. Graphs of the measured profiles 
of different films are shown in Figure 5.8, Figure 5.9 and Figure 5.10. It can be seen that the 
cross sectional area of the films varies widely over the length of the line. The measurements 
also indicate that the lines are generally larger than expected. A small proportion of the dif-
ference between the actual linewidth and the width on the mask can be attributed to errors 
introduced by the profilometer which are investigated in Appendix C. Yet the error from 
the profilometer is small and the resistance and profile data is accurate enough to allow the 
calculation of the resistivity of which the results are listed in Table 5.4 and Table 5.5. 
All films characterised have resistivities which are significantly higher than the reported 
bulk resistivity of platinum which is 1.06 10 flm [46]. For reasons explained in Sec-
tion 5.1.4, thin films have higher resistivities than the bulk material but Avrekh, Monteiro and 
Brown [91] reported an increase as we have measured it only for film thicknesses below 5 mm. 
The resistivity of film c, resulting from the organometallic material (C 3 F7 )(CH 3 )Pt" - 
C8H12, is closest to the value expected. It is believed that organic residues in the metal lay- 
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Figure 5.8: Profiles of bridge resistor structures on UDEA VO obtained by a profilometer. 
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Figure 5.9: Profiles of bridge resistor structures on UDEA VO obtained by a profilometer. 
Film Area [m 2 } 	Resistance [Q] Resistivity [11m] 
a 	3.1412. 10 - 	942.44 	8.4582. 10 
b 3.4652 10 	4624.47 4.5784. 10 6 
c 	1.4812 10 12 115.59 	4.8917. 10 
d - 	 - 	 - 
Table 5.4: Calculated resistivities of the different films based on the cross-section area 
measured at five positions of a bridge resistor on UDEA V0. 
Film Area [m 2 1 	Resistance [U] Resistivity [Urn] 
e 	5.3734- 10' 	642.637 	1.7266. 10 -6 
f 1.1528- 10-12  625.125 3.6033. 10 -6 
Table 5.5: Calculated resistivities of the different films based on the cross-section area 
measured at five positions of a bridge resistor on UDEA Vi. 
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Figure 5.10: Profiles of bridge resistor structures on UDEA Vi obtained by a profilometer. 
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ers may be responsible for some of the difference in conductivity. Contaminants like carbon 
from the organometallic precursor gas are also thought to be the cause of measured high 
resistivities of platinum films deposited using a FIB (Focused Ion Beam) system [92] and a 
solid organometallic material could behave likewise. It must be noted that the conductivity 
of the films produced is superior to most of the films deposited in a similar manner and 
reported in the literature, as it can be seen from Table 2.3. 
To further investigate the resistivity of the platinum films deposited by the organometallic 
process, its dependence on the duration of the last heat treatment step was measured using 
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Figure 5.11: Influence of annealing time on the sheet resistance of the deposited films. 
The data was obtained from measurements at different locations on a wafer. 
with increasing annealing time and a trend towards an asymptotical value can be observed. 
Using linewidth test structures [79] made of film e available on UDEA Vi, deposited plat-
inum tracks of different widths were electrically characterised. The results for linewidths of 
3 pm, 5 p.im, 10 tm and 20 im are shown in Figure 5.12 and deviations of up to 23% from the 
width on the photo mask were observed. The profilometer was again employed to mechani-
cally measure the cross-section of the tracks on the chip and Figure 5.13 depicts the profiles 
obtained. The shape of the profiles agrees with those shown in Chapter 5, the sidewalls are 
again not perpendicular and the tracks are significantly wider than the ones on the photo 
mask. The lines on the chip are up to 50% broader at their half-height than on the mask and 
the percentage error decreases with increasing line width. A width of approximately 10 I.Lrn 
seems to be the minimum effective size of a line, independent of the feature size on the mask. 
The electrical linewidth measurements, together with the results from the profilometer, sug- 
Chapter S - Resistance and dimensional measurements 56 
gest that the outcome of the measurement of the Iinewidth using bridge resistors depends 
on the profile and leads to a discrepancy between the electrically measured width and the 
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Figure 5.12: Comparison of the Iinewidth measured electrically and the linewidth on 
the mask. The circles represent measurements at different positions on the 
wafer. 
The results presented in this chapter lead to the conclusion that the features produced us-
ing the organometallic process do not possess characteristics adequate for an application in 
semiconductor manufacturing. The resistivity of the films is significantly higher than the one 
of pure platinum and the minimum feature sizes achievable are considerably larger than the 
smallest metal patterns on integrated circuits. Nonetheless, the properties of the platinum 
features are better than those of films resulting from other organometallic processes found 
in the literature. 
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Figure 5.13: Profiles of lines of different width measured with a profilometer. 
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O
NE of the most important parts of a MOS (Metal Oxide Silicon) transistor is the 
MOS diode formed by the gate, the insulator and the transistor bulk. The char -
acterisation of this structure can therefore be used to evaluate the suitability of a 
material or process for manufacturing MOS transistors and important process data can be 
gathered. 
There are different methods of investigating the electrical properties of the MOS system 
or more generally the MIS (Metal Insulator Semiconductor) system. C-V (capacitance versus 
voltage) measurements of MOS capacitors [93, 5,94,95] are a good method to evaluate the 
potential performance of gate stacks. This technique features a simple test structure. The 
evaluation is made by either comparing the curves to a calculated ideal or analysing param-
eters (e.g. threshold voltage, oxide charge) which have been extracted from the measured 
data. 
6.1 Basics 
The explanation of the basic theory behind the MOS capacitor roughly follows the one by 
Nicollian and Brews [5],  although some changes were made to make it consistent with the 
rest of the thesis. 
74 
58 
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6.1.1 MOS capacitor 
A MOS (metal oxide semiconductor) capacitor consists of a metal gate, an oxide layer and a 
silicon substrate which form a voltage dependent structure. Its physics and technology have 
been described in the literature by many authors [93, 5, 96, 971. A typical structure is shown 
in Figure 6.1(a) with the total capacitance C per unit area consisting of a voltage independent 
part Co,, and a voltage dependent part Cs (Figure 6.1(b)). 




(a) Construction of a MOS capacitor. 
Figure 6.1: MOS capacitor. 
(b) Equivalent circuit of an 
ideal MOS capacitor. 
6.1.2 Definition and sign conversion of potentials 
In the succeeding sections, different potentials are used to explain the behaviour of the MOS 
structure. They are shown in Figure 6.2. The potential 4(x) is defined by 
	
(x) = 	 (6.2) 
where EF is the Fermi level and Ei the intrinsic energy level. Deep in the bulk where the 
energy bands run straight, 4(x) is called the bulk potential srj which can be written as 
= 	[EF - E, (oo)] 	 (6.3) 












I 	 ' I  
	
x=0 x 
Figure 6.2: Potentials in a MOS structure. 
for n-type silicon and 
kT 	/NA\ 
4B=--ITt(--1 	 (6.5) 
q \flij 
for p-type silicon. The band bending 4(x) is defined as 
At the silicon surface Equation 6.6 becomes 
11)s =4S - 4B 
where 4s  is the surface potential. 
6.1.3 Ideal MOS capacitor 
When no voltage is applied to the metal gate of an ideal MOS capacitor the energy levels at 
the interface between silicon and silicon oxide are the same as in the bulk silicon. This case 
is called fiatbands and is defined as the point where the band bending at the silicon surface 
is zero (Figure 6.3). 
If a positive voltage is applied to the metal gate (VG > 0) of a MOS structure with n-
type silicon as bulk material, majority carriers are accumulated at the silicon surface and the 
energy bands will bend down. This case is called accumulation (Figure 6.4). 
A negative gate voltage (VG < 0) attracts holes to the silicon surface so that the bands 
bend up. The reduction of the majority carrier density at the silicon surface results in the 
creation of a depletion zone below the oxide in the silicon (Figure 6.5). 
(6.6) 
(6.7) 
























Figure 6.4: Band diagram of a MOS structure in accumulation (n-type substrate). 
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Figure 6.5: Band diagram of a MOS structure in depletion (n-type substrate). 
Further reduction of the voltage at the metal gate leads to a point where the minority car-
rier density at the silicon surface exceeds the majority carrier density at the silicon surface. 
A state called weak inversion is reached (Figure 6.6). 
If the minority carrier density at the silicon surface exceeds the majority carrier density in 
the bulk we talk about strong inversion. It is reached when the band bending at the silicon 
surface equals twice the bulk potential which can be expressed by 4s = 2 4) B (Figure 6.7). 
6.1.4 Real MOS capacitor 
In the previous section it was assumed that band bending is zero when no voltage is applied 
to the gate material and that the field in the isolator is uniform. However, the behaviour of 
a practical MOS capacitor will deviate from the ideal model. The non-idealities causing this 
deviations are described in this section. 
6.1.4.1 Workfunction difference 
The work function of the gate material is likely to be different from the workfunction of the 
silicon used as substrate. If this is the case and there is an electrical connection between gate 
and substrate, electrons will travel from the material with the higher workfunction difference 
to that with the lower. The substrate will be charged until the Fermi potential of the silicon 
reaches the Fermi potential of the gate (Figure 6.8). The potential needed to settle the differ-
ence is called the workfunction difference WMS. It equals the flatband voltage VFB if oxide 
charges are neglected. 









p 	 !! 
117 
Figure 6.6: Band diagram of a MOS structure in weak inversion (n-type substrate). 
E M 	 A 	I 	I 
qV 
 I 
rV1ttdI 	 ... 	.....................E 
q4 







Figure 6.7: Band diagram of a MOS structure in strong inversion (n-type substrate). 
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The presence of the oxide in a MOS structure has an influence on the barrier height be-
tween the materials involved. Measured values of the barrier height between a material (e. g. 
aluminium) and silicon oxide [98] are therefore commonly used to calculate the workfunc-
tion difference. The according equation is 
WMS = WM W5 =MO —cIso ++a 	 (6.8) 
where MO is the barrier height between metal and oxide, so  between silicon and oxide 
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Figure 6.8: Workfunction difference. 
6.1.4.2 Charges in the silicon dioxide layer 
In contrast to the ideal case there exist charges in the oxide of a real MOS capacitor (Fig-
ure 6.9). These charges affect the characteristic of the capacitor. The charges can be classified 
into four different types which are shown in the figure below. 
Oxide fixed charge. Oxide fixed charge Q f  is located near the silicon/silicon dioxide interface 
and is always positive. 
Oxide trapped charge. Oxide trapped charge Q. t is situated either at the silicon/silicon diox-
ide interface or close to it. 
Mobile ionic charge. Mobile ionic charge QmiS most commonly caused by the presence of 
ionised alkali metal atoms. The ions are located either at the metal/silicon dioxide interface 
or at the silicon/silicon dioxide interface. The atom originally entered the silicon dioxide at 
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Figure 6.9: Charges in the MOS structure 
the metal/silicon dioxide interface. As the name says this type of charge is mobile. The drift 
in the silicon dioxide depends on the temperature and the applied electric field. 
Interface trapped charge. Interface trapped charge Q it is located at the silicon/silicon diox-
ide interface. It exists due to the interruption of the periodic lattice structure. Interface 
traps can respond to frequencies up to about 100 MHz. If the measurement frequency is 
below the response frequency the equivalent circuit of the MOS capacitor looks as shown in 
Figure 6.10(a). At higher frequencies the MOS capacitor can be represented by the circuit 
shown in Figure 6.10(b). 
V6 
I 	COX 
	 C 0 
C, 	ç 
(a) Equivalent circuit at low frequencies. 	 (b) Equivalent circuit at 
high frequencies. 
Figure 6.10: Equivalent circuit of a MOS capacitor with interface traps at both low and 
high frequencies. 
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6.1.5 Capacitance of MOS capacitor 
In practice the capacitance of a MOS capacitor can be measured in two ways. The first 
method is based on the measurement of the charge moved when changing the bias voltage. 
It is called low frequency or quasi-static method. The second method measures the capaci-
tance by the phase shift between voltage and current when applying a high frequency voltage 
(commonly 1 MHz) superimposed on a bias voltage to the capacitor. It is called the high 
frequency method. This chapter explains the curves gained by the different methods and 
shows the derivation of both the low frequency and the high frequency capacitance. A third 
kind, the deep depletion capacitance is also explained. The capacitance formulas gained 
as a result are later used to simulate curves and analyse measured data. Typical shapes of 
C-V curves [99, 1001 of all three types are shown for capacitors on both n-type and p-type 
substrates in Figure 6.11. For the derivations a MOS structure as shown in Figure 6.1 was 
assumed and measures for charge and capacitance are per unit area. 
6.1.5.1 Low frequency capacitance 
The low frequency capacitance is derived by solving the Poisson equation 
d24(x) - p(x) 
(6.9) 
dx2 	 C• 
The charge density in the Poisson equation can be expressed by 
p(x)=q[p(x) — m(x)+ND—N] 	 (6.10) 
where ND is the electron density in the bulk, NA is the hole density in the bulk, 
	
m(x) =ne1T 	 (6.11) 
and 
-q4,(x) 
p (x) = ne kT 	 (6.12) 
The charge density in the bulk 
p(oo)=p(oo)—u(oo)+ND—NA=0. 	 (6.13) 
Using Equation 6.4 and Equation 6.5 the carrier densities in the bulk can be calculated by 
ND =rt(oo) =ite 	 (6.14) 
and 
NA = p (oo) = neT5 . 	 (6.15) 
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Figure 6.11: Typical C-V curves of capacitors on different substrates. 
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Using Equations 6.10, 6.11, 6.12, 6.14 and 6.15, Equation 6.9 can be rewritten as 
d2 (x) = p(x) 	q [ (_ 4k) - 
	+ e 	- 	 (6.16) 
dx2 	 eSi 
Integrating Equation 6.16 results in the field at the silicon surface 
1°° d(x) 
F 	J dx = 1 	—--dx. 	 (6.17) 
	
dx2 	J=o ESj  
Substitution of p (x) with p ((t)yields  to 
J 	d(1 (x) d2 4 (x)  = dx 	dx2 	J45' 	 (6.18) dx Esi 
Solving the left part of the equation by substitution leads to 
F(oo) 	 0 d4 (x) d2 (x) 
dx=JF 
	
FdF=LF2 	=-1 •F. 	(6.19) 
J—o dx 	dx2 	=F(0) 	2 
Equation 6.18 can now be rewritten as 
1 
F = J= —d 
	 (6.20) 
eSi 
and the field at the silicon surface can be expressed by 
Fs = Sign (B _s)2J 	 (6.21) 
4=4s ESi 
F = sgn(B -F2J.(
B 	q I ( —q(x) 	q(x) [n e kT - e1Y + e1 - e 	(6.22) 
F5 = sign ( ) B - (ts) 12-9---ri (I - 12) 	 (6.23) V 6 Si 
with 
kT 
= - (-e 	e) + B (e - e  
q' 
and 
kT q4's 	— qd's 
12 = - (_eizr - ew) +4) s (e 	- e) . 	 (6.25) 
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The charge per unit area at the silicon surface 
Qs = ssiFs 	 (6.26) 
and the capacitance thus becomes 
C5 = — dQs 
d5 
(6.27) 
(4 C5 	sign. s - 4DB) 	
q.14 
\/2es (Ii - 12) 
[e 	- 	- eT + 	. 	(6.28) 
6.1.5.2 High frequency capacitance 
In contrast to the relatively easy calculation of the capacitance measured at low frequency, 
the calculation of the high frequency capacitance is rather complicated. This is because equi-
librium in the semiconductor is disrupted at high frequencies (higher than some 10 Hz). 
In accumulation the shape of the curves measured at low frequency and at high frequency 
are the same. Majority carriers can respond to frequencies normally used for measuring ca-
pacitance curves. In inversion the capacity measured at high frequency is lower than that 
measured at low frequency. The density of minority carriers can not change fast enough 
to respond to the high frequency part of the measurement voltage. The charge is therefore 
only compensated by increasing or decreasing the depletion layer width. However, the inver-
sion layer produced by the bias voltage works as a shield and the measured capacitance thus 
becomes constant in inversion. 
A high frequency capacitance curve can be calculated using different approaches. First of 
all it can be approximated using the low frequency capacitance curve in accumulation and 
depletion, combined with a calculated minimum capacitance. Secondly, the curve can be 
obtained by the analytical method described by Brews [100]. The following derivation of the 
capacitance curve is made using this analytical method. 
The derivation of the high frequency capacity requires the introduction of a quasi-Fermi 
level which varies with the alternating component of the measurement voltage. The calcu-
lation is done in the same way as for the low frequency capacitance except that the Fermi 
potential is replaced by the quasi-Fermi potential for minority carriers. For p-type substrate 
Equation 6.5 becomes 
	
= 	{EF - E (oo)]. 	 (6.29) 
Using Equation 6.29 the electron density can be calculated by 
q [0r+1, ( x)] 
ii. (x) = m1e 	kT 	 (6.30) 
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The bulk electron density 
ND =Te 44 . 	 (6.31) 
Equation 6.16 can now be rewritten as 
d2 (x) - 	P  
dx2 	- 
q E14 	 +4(x) esi 	 q[4,,(x)] + e14A - 	. (6.32) = ---- e kT - e--k7—  
Integrating Equation 6.32 in a similar manner as for the calculation of the low frequency 
capacitance leads to 
Fs = sigr( 	- )s) /2-9— (I - 12) 	 (6.33) V es 
with 




- - ' ) + cj B  (e 5 - e) 	 (6.34) 
q 
and 
kT / 	q(jr+4') 	—q(4F+1s)\ 
12 = - — e kT 	- 	ki 	
) 
+ ( 4) B +4's) (e 4 - e#). 	(6.35) 
Introducing the small-signal quantities defined by 
= 4) B + 5 4F11. 	 (6.36) 
and taking the derivative the surface capacitance becomes 
qnj 
Cs = Sign W) S  - 4B) \/2C (I —12) 
L 
- 6Fn 1e 	- q (4B - 4s) e] }(6.37)e 
4S U 
with 
6 4F. 	1 (6.38) 
6(k 1 +L' 
as described in [5],  where 
\71112 
2q (ee) kT  
q'Fs bias 	q$s,bias 	
q*sbias q4'S,bias 
[ ( 	
e 	1T —e kT +2 
	
_i] 	(6.39) kT 
Jqs,bias =0 
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for a n-type substrate and 
\/'1 12 
2q (e_e1) VT 
[ ( 	
-q's btas 	q4, s bias 
q1j)5 e kT —e kl 	—2  
Jqsbias 




for a p-type one. 
6.1.5.3 Deep depletion curve 
If the bias voltage is swept so fast that no inversion layer is formed, the measured capacitance 
does not reach a constant value in inversion. Instead, it decreases gradually. The derivation 
of the capacitance is done by neglecting the minority carriers in the derivation of the low-
frequency capacitance. Equation 6.16 thus becomes 
) d2 4 (x) - p(x) = 	




+ e)] 	 (6.41) 
- CSi eSi 
for a capacitor on a n-type substrate and 
d2 (x) - p(x) = 	q 	 —q(x) 
- 	
[ ( kT 
dx2 	
- e)] 	 (6.42) 
for one on p-type silicon. Following the procedure for the low-frequency capacitance, Equa-
tion 6.23 changes into 




11,T1. = — e 	+ ckue 	 (6.44) 
q 
and 
—'e 	- 4sel 	 (6.45) 
q 
for a n-type substrate and 
Fs = sign (1u - s) j2-9—Tt (I - 1 2) 	 (6.46) 
V 	Si 
with 
= 	- 4Be'T 	 (6.47) 
q 
Chapter 6 - Capacitance measurements 72 
and 
12,p = — Ie'r - 	 (6.48) 
for a p-type substrate. Finally, the surface capacitance for a capacitor on a n-type substrate 
becomes 
C5 =sigm(c 5  — B) 
q TLj 	
1e 	- em1 
2es 1 (11, - 12,n) L J 
(6.49) 
and 
C5 = sgn(4s - B) 
qTtj 
2c (I1,p - 12,p) 
[_e 	+ e] (6.50) 
on a p-type substrate. 
6.1.6 Gate voltage 
The gate voltage can be expressed by 
VG =VFB +Vo +i1) s . 	 (6.51) 
For the ideal MOS capacitor 
VFB = 0 	 (6.52) 
which results in 
VG 
= --- + (
4s - B). 	 (6.53) 
Cox 
If a workfunction difference and oxide charges are present (real MOS capacitor), 





where WMS  is the workfunction difference and Q0 is the oxide charge consisting of the 
oxide fixed charge O,  oxide trapped charge °ot  and mobile ionic charge 0 m 
6.1.7 Impact of different factors on C-V curves 
The shape of a C-V curve can be affected by several factors, some of which are depicted in 
Figure 6.12 for a n-type substrate. 
Oxide charge. Oxide charge causes a shift of the C-V curve along the x-axis which can easily 
be concluded from Equation 6.51 and Equation 6.54. 
Interface traps. Interface traps introduce a charge which depends on the gate voltage and 
therefore result in a stretch-out of the capacitance curve. 
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Figure 6.12: Influence of different factors on the C-V curve of a capacitor on a n-type 
substrate. 
Oxide thickness. The oxide thickness changes the capacitance Co,. If, as it is usually done, 
the total capacitance is plotted as C/Co, the extend of the curve on the y-axis increases 
with decreasing oxide thickness. This becomes obvious if Equation 6.1 is rewritten as 
C 	1 	1 - 	. 	 (6.55) 
1+-- 
CS 
Bulk doping. The bulk doping affects the capacitance CS at the silicon surface and thus 
changes the second addend of the denominator in 6.55. An increasing doping density of the 
substrate decreases the stretch of the curve along the y-axis. 
6.2 Materials and methods 
6.2.1 Test structures 
Capacitive test structures produced from an organometallic material according to Table 4.1 
and Table 4.2 were used for the measurements. The manufacturing process was the one 
described in Chapter 4 if nothing is explicitly mentioned. The capacitance curves shown are 
typical measurements from a single device due to the low number of samples available from 
some films, especially the ones heat treated in Dundee. 
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6.2.2 Measurement setup 
The C-V measurements were performed at capacitors on both UDEA VO and UDEA Vi using 
a HP4280A 1 MHz C Meter/C-V Plotter. The wafer was held on a vacuum chuck and the 
measurement connections were made using manually controlled probes with tungsten tips. 
The wafer chuck was situated in a grounded box which was built so that light could not reach 
the sample. 
As described earlier, the creation of minority carriers in inversion is a slow process. The 
voltage was therefore held for a certain time before starting the sweep from inversion to 
accumulation. This hold time was usually five minutes of which 30 seconds were with the mi-
croscope light switched on. The light helps creating minority carriers and therefore reduces 
the hold time necessary. During the measurement, the voltage was swept over a range of 20 V 
at a rate of 0.02 V/s. 
If a guard ring was present around the capacitor, it was connected to the measurement 
ground. 
6.2.3 Extraction of MOS properties from C-V measurements 
The shape of the high frequency curve contains information about the structure of the MOS 
capacitor. This chapter gives details about the extraction of the properties, which was done 
using a newly written ICCAP program based on previous work by Bienek [101]. 
6.2.3.1 Series resistance correction and circuit transformation 
The measurement device assumes a circuit with a capacitance parallel to a conductance when 
performing measurements. However, in the case of C-V measurements, it is better to obtain 
values for a series circuit, with a resistance in series to a capacitance. Furthermore, the values 
measured need to be corrected for the series resistance Rs caused by the leads and probes. 
This can be calculated from the values and G x ,m measured in accumulation using 
GOx ,in 
R5 
= G xm + W2C20x,rrt• 	
(6.56) 
The series resistance is then employed to correct the conductance and capacitance values 
measured by applying the formulas 
(G + w2C) CmTftC = 	 (6.57) 
[Gm - (G + w2 C 	2 ) R5] + w 2 C 
and 	
(c2 + w2C) [ 	- (G 2 + w2 C) Rs] G= 
	
(6.58) 
 [ 	- (G + w 2 C) R5] 2  + w2C 
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All values for C and G used later in this chapter are series resistance corrected and represent 
components of a series circuit. 
6.2.3.2 Oxide capacitance and oxide thickness 
	
Cox = C acc 	 (6.59) 
where Cacc. is the maximum measured capacitance in accumulation. The oxide capacitance 
Co,. can then be calculated using the equation 
LOx 
to,. = 	. 	 (6.60) 
Cox 
6.2.3.3 Maximum depletion layer width 
The maximum depletion layer width is reached when 
Wmax. =w(Cs,mj.) 	 (6.61) 
where 	is the minimum depletion layer capacitance. The total capacitance C and the 
depletion layer capacitance Cs are related through the equation 
1 	1 	1 
—=----+—. 	 (6.62) 
C Co,. Cs 
Solving Equation 6.62 for Cs and using the fact that Cs is at its minimum when the minimum 
of the total capacitance is reached leads to 
C5min = 1__1 1 • 	 (6.63) 
min C 	C0 











where Cs,,-L ,. is the minimum depletion layer capacitance calculated by Equation 6.63 using 
Co,, and Cmjn measured. 
6.2.3.4 Doping density 
Strong inversion is reached when 
(6.64) 
l.I)s = 	 (6.66) 
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To calculate ND and NA, respectively, the depletion approximation is made which says that 
p = ii. = 0 in the depletion region. The depletion approximation and Equation 6.10 lead to 
p = q (ND - NA) 	 (6.67) 
and 




Integration of the Poisson equation results in 
F = 	=[ k (ND - NA)]. 	 (6.69) 
The field F can also be expressed in terms of the depletion layer width by the equation 
(6.70) 
esi 	es 
Combining Equation 6.69 and 6.70 gives 
	
NS (ND - NA)] 
= wq (ND - NA) 	
(6.71) 
CSi 	 eSi 
Solving the equation above results in 
W 
= 	24se 	 (6.72) V q (ND -NA) 
In strong inversion w = w (0 = 2B) 
w(ij, 24)B) 	
"_4BCS 	= 4kTIu (J) es 
(6.73) 
q(N— N A ) N 	q 2 N 
for n-type silicon and 
4kTtr () ESj 
W (4 = 24B) = 	 (6.74) 
N q2 NA 
for p-type silicon. Having Equation 6.73 and Equation 6.74, the total minimum capacitance 
can be expressed by the equation 
1 	 1 
CTfliT = 1 	1 	1 	
________ 	
(6.75) 
+ 	 + 
; ESi 
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ND and NA can now be found by iteration using the equation above and either 6.73 or 6.74, 
depending on the substrate type. 
6.2.3.5 Bulk potential 
The bulk potential 
U 
	ND 	 (6.76) 4B 	q lfl•( flj) 
for n-type silicon and 
kT
ht 	 (6.77) qit ) 
for p-type silicon. 
6.2.3.6 Debye length 
The Debye length is defined as 
I cs1kT 
= / q2N0 	
(6.78) 
for an n-type substrate and 
= 
F(6.79) 
for a p-type substrate. 
6.2.3.7 Hatband capacitance and flatband voltage 
The flatband condition is reached when 
14s = 0 
	
(6.80) 
which is equal to 
CFB = C ('1's = 0). 	 (6.81) 
If the condition above is applied to Equation 6.28, the result is undefined (zero divided by 
zero). In order to find a solution the equation has to be reorganised. For n-type silicon the 
terms with a negative exponent can be neglected at flatbands. Equation 6.28 then becomes 
I_qnjESi 
C5 = Sign 4S - 'kB) 
V2u 	12) 
[e 	- e 1 ] 	 (6.82) 
where 
I =  — --e' + 	 (6.83) 
q 
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and 
12 = _ Ieii + 	 (6.84) 
This leads to 
Cs = Sign ((k — 4B) 









around zero results in 
q( ( 's -- 'I'B) 
e 	kT (6.86) 
q(4s-(VB) 	q (cts — (kB) 	1 q (4s 	2 — fB)l e TT— = 1+ 	
kT 	+ 2 [ 	kT ] + 
	+ .... 	(6.87) 








kT 	2L 	kT 	
]2}e. 	
(6.88) 
Simplifying 6.88 leads to 
/ 2mc s1 	1 q (cl)s —
=ekT 	
+ 
2 	kT 	J (6.89) 
At flatbands 4s — 	= 0 and 6.89 can be written as 
CFB = C5 = 	 (6.90) v eTkT 





/ -'-kT n 	V 	kT V 	Ttj 
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Similarly, for p-type the derivation of the fiatband capacitance results in 
/ esiq N2 
CFB V 	kT 	
(6.92) 
VFB can be extracted by finding the voltage VG belonging to CFB. 
6.2.3.8 Maximum depletion layer charge 
When the depletion layer width reaches its maximum the depletion layer charge becomes 
qN £Si 
QD = 	 (6.93) 
Cs ,n-nn. 
for n-type material and 
—qNe5 1 
QD = 	 (6.94) 
C5,njR. 
for p-type material. 
6.2.3.9 Threshold voltage 
The threshold voltage is the gate voltage at the inset of strong inversion when the minor-
ity carrier density at the silicon surface equals the majority carrier density in the bulk. As 
described earlier in this chapter the band bending equals twice the bulk potential in this con-
dition. Using QD  calculated above and the value for the band bending at the inset of strong 
inversion equation 6.51 becomes 
VTH = VG (4's = 24'B) = VFB - 2 	
QD
B - 	. 	 (6.95) 
Cox 
6.2.3.10 Oxide charge 
All types of charge except mobile ionic charge are located at or close to the silicon/silicon 
dioxide interface. Mobile ionic charge often enters the MOS structure at the metal/silicon 
dioxide interface where it does not cause a voltage shift. Neglecting any mobile ionic charge 
which is not situated at the metal/silicon dioxide interface and assuming that all other charges 
are situated at the silicon/silicon dioxide interface, equation 6.51 can be employed to evaluate 
the sum of all oxide charges using 
Qo = COX(WMS —VFB). 	 (6.96) 
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6.3 Results and discussion 
The first C-V curves were obtained from measurements on capacitors made of film a and are 
shown in Figure 6.13, together with the result from an aluminium capacitor on a substrate 
fabricated at the same time as the one for the platinum capacitor. 
Typical C-V curves obtained from measurement on UDEA VO (made of film b) are shown 
in Figure 6.14. The figure shows both a curve resulting from a measurement on a platinum 
and an aluminium capacitor. For comparison a calculated ideal curve is also shown. 
From the shift of the C-V curves obtained after six hours annealing time (last heat treat-
ment step) and the known workfunction of 4.1 V of aluminium [96], the workfunction of the 
platinum film was calculated to be 4.8 V which is close to the value of 4.75 V found in the 
literature [102]. Both, the shape of the C-V curves measured and the workfunction obtained 
suggest that the organometallic process can potentially be used to produce transistor gates. 
The influence of the reduction time (third stage of the heat treatment involved in the or-
ganometallic process) on the workfunction of the deposited platinum films was studied and 
Figure 6.15 shows the results. The graph shows that the workfunction asymptotically ap-
proaches the known value for platinum with increasing annealing time. 
The curve obtained from capacitors made of film c and shown in Figure 6.16 agrees very 
well with the one associated with film a. 
Capacitance measurements were also performed on UDEA Vi so as to be able to correctly 
interpret any issues concerning the MOS transistors described in Chapter 8. The outcome 
of a typical measurement is shown in Figure 6.17, with the graphs showing curves from a 
platinum capacitor, an aluminium capacitor and a simulation. 
The capacitance curves from UDEA Vi show the platinum capacitance curve which is 
stretched out compared with the aluminium capacitor and the results from measurements 
on UDEA VO. The graph for the aluminium capacitor on the other hand is in good agreement 
with previous measurements on UDEA VO and the simulated curve. According to Figure 6.12, 
a stretch-out as observed in case of the platinum capacitance curve is likely to be caused by 
interface traps at the silicon/silicon dioxide interface. 
The results reported above show discrepancies in the results from measurements on test 
structures produced from of a one-layer and a multi-layer design. While the C-V curves 
obtained on capacitors on UDEA VO forecast a successful use of the platinum films for tran-
sistor gates, the measurements on UDEA Vi suggest the presence of interface traps. Evidence 
for these could only be found on platinum capacitors, which makes it likely that their origin 
is associated with the organometaliic process. Further investigations into the cause for the 
charges will be necessary to make a clear statement about the possible application of the 
organometallic process for the creation of transistor gates. 
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Figure 6.13: Typical C-V curves obtained at 1 MHz of both a Pt (film a, deposited using 
the organometallic process) and an Al (deposited by sputtering) capacitor 
on the n-type substrate of UDEA VO. 
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Figure 6.14: Typical C-V curves obtained at 1 MHz of both a Pt (film b, deposited using 
the organometallic process) and an Al (deposited by sputtering) capacitor 


















Chapter 6 - Capacitance measurements 83 
0 	2 	4 	 6 
Annealing time [h] 
Figure 6.15: Workfunction versus annealing time. The data was obtained from measure-
ments at different locations on a wafer. 
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Figure 6.16: Typical C-V curves obtained at 1 MHz of both a Pt (film c, deposited using 
the organometallic process) and an Al (deposited by sputtering) capacitor 
on the n-type substrate of UDEA VO. 
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Figure 6.17: Typical C-V curves obtained at 1 MHz of both a Pt (film e, deposited using 
the organometallic process) and an Al (deposited by sputtering) capacitor 
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T
HERE are several requirements to be met by a material for its use in a MOS metallisa-
tion process. One of the most important properties is the resistivity which directly 
influences the speed of an integrated circuit. Impurities in the metal can signifi- 
cantly increase the resistivity of a metal film and thus strongly affect the attractiveness of a 
process for its use in IC processes. Besides their impact on the resistivity, foreign substances 
can also contaminate other materials involved in the process and by this means alter the 
characteristics of semiconductor devices. 
It is therefore important to identify any contaminants in the platinum films dealt with in 
this work so as to evaluate the suitability for their use in semiconductor manufacturing. 
7.1 Basics 
7.1.1 Auger electron spectroscopy (AES) 
For Auger electron spectroscopy (AES), electrons with an energy ranging from 1 - 10 keV 
are bombarded at a sample. A primary electron from this beam ejects an electron from the 
core shell of a target atom. The remaining space is then filled with a secondary electron from 
an outer shell. The energy difference of this electron is compensated by emitting a third elec-
tron, the Auger electron. The energy of the Auger electron is unique to each element's atom 
and by determining the spectrum of the emitted electrons it is possible to identify peaks rep-
resenting all the elements except hydrogen and helium [103]. Because the Auger process is a 
three electron process and hydrogen and helium both possess less than three electrons, it is 
M. 
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obvious why these elements can not be detected. Due to scattering, AES is a surface-sensitive 
technique. Typical analysis depths range from 0.5 mn. to 5 urn but it is possible to obtain 
depth information by removing thin layers of the investigated material by sputtering [68]. A 
disadvantage of AES is the charging of insulator surfaces caused by the electron bombard-
ment. 
7.1.2 X-ray photoelectron spectroscopy (XPS) 
Photons from X-rays interact with electrons in the shells of the atoms. If the energy of the X-
rays is higher than the binding energy, electrons are emitted. If an atom is part of a molecule, 
the binding energy of the electrons in the valence shell (and to a smaller extent in the inner 
shells) is different from the one of a lone atom. Although the shifts observed due to bond-
ing are usually larger in AES spectra, their evaluation is more developed for XPS and often 
more accurate because of the destruction caused by the electron bombardment in AES anal-
ysis. The analysis depth is similar to the one of AES and lies between 0.5 and 5 urn. Depth 
information can be acquired in a manner equal to the one explained for AES. 
7.2 Materials and methods 
7.2.1 Sample preparation 
For the characterisation of the films by AES and XPS a platinum layer has been deposited 
on barium borosilicate glass (Corning 7059) using the organometallic cts - (C 3 F7 )2  Pt (II) - 
C 8 H 1 2 and tools at the University of Dundee. The deposition process was conducted as fol-
lows. Approximately 1.2 p.m organometallic material is thermally evaporated onto the glass 
substrate and flood exposed using a 260 mm lithography tool. A two stage heat treatment 
completes the manufacturing of the sample. The first step of the heat treatment usually em-
ployed is not necessary because no unexposed organometallic compound is present which 
needs to be removed. During stage one the substrate is put into a furnace at a temperature of 
250 °C for one hour in air and for stage two at a temperature of 350 °C for four hours in 5% 
hydrogen in nitrogen. 
7.2.2 Measurement setup 
Equipment available at the University of Dundee and operated by university staff was em-
ployed for the physical characterisation of the deposited platinum films. The spectra were 
obtained using a Vacuum Generator HB100 scanning electron microscope with a CLAM 100 
Spectrometer operating in constant analyser energy mode at a pass energy of 20 eV. For pho-
toelectron excitation a MgKoc X-ray source 1w = 1253.6 eV was used. The electron beam 
current for AES was 38 mA. at an energy of 5 keV. 
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7.3 Results and discussion 
The composition of the films was studied by AES and XPS and a homogeneous model was 
assumed. 
7.3.1 AES 
Auger spectra were obtained from the samples before (Figure 7.1) and after sputtering of the 
surface (Figure 7.2). The film thickness of the original film was some 35 nm of which a few 
monolayers were removed during the sputtering process. The AES data was smoothened and 
differentiated using the least-square method proposed by Savitzky and Golay [104, 105]. It 
can be seen that the carbon peak at 272 eV measured before sputtering is significantly higher 
than the one seen in the spectra obtained afterwards. The positions of the peaks are in good 
accordance with published data [1061. Using sensitivity factors derived from standard Auger 
spectra the relative quantities of Pt and C existing in the film were calculated. It was found 
that the ratio Pt:C was 0.46 before the sputtering process and increased to 1.52 afterwards. 
The oxygen peak seen in the spectra was not included in the analysis because of its small 
peak height and the relative large sensitivity factor of oxygen. However, quantification using 
the peak-to-peak height of the signal in the differential spectrum introduces large errors and 
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Figure 7.1: AES spectra of the platinum film before sputtering. 
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Figure 7.2: AES spectra of the platinum film after sputtering. 
7.3.2 XPS 
An XPS spectrum (Figure 7.3) was recorded after the sputtering of the sample. The data was 
calibrated using the C is peak at 284.6 eV and the background removed using a linear ap-
proach. Peaks were fitted into the curve using the Marquardt algorithm [108]. The positions 
of the platinum peaks are given in Table 7.1 [109] with the identifier (e.g. 4f512 ) describing 
the position of the according electron in the shell of the atom. A reasonable fit in the region 
around the Pt 4f peaks (Figure 7.4) could be obtained with Doniach-Sunjic peaks [110] with 
c fixed to 0.24. A Doniach-Sunjic peak shape was chosen because of the metallic nature of 
platinum which results in an unsymmetric peak shape. The value of the singularity index c 
is in good agreement with values used by other authors [111]. Because of their interference 
with the peaks of interest, the Kx 3 and 1Kx4 satellites listed in Table 7.2 [109] were also taken 
into account during the fitting process. 
The position of the 47/2  peak was determined to be at 71.0 eV which corresponds well 
with values reported in the literature. The carbon Is peak used for the calibration and quan-
tification was fitted using a symmetrical Lorentzian-Gaussian peak shape. 
Quantification of the components of the film was done by comparison of the areas of the 
principal peaks which were the Pt 4f7/2 and the C is peak. Using sensitivity factors found 
in the literature [103] it was estimated that platinum and carbon are present in the film with 
an atomic ratio Pt:C of about 1.95:1 (66% Pt and 34% C), corresponding to an atomic weight 
ratio Pt:C of approximately 32:1 (97% Pt and 3% C). 




4f7/2 73 eV 
4f5/2  76 eV 
4d5/ 2  316 eV 
4d3 / 2  333 eV 
4P3/2 521 eV 
4P1/2 610 eV 
4s 726 eV 
Table 7.1: Position of the photoelectron lines of Pt [103]. 
X-ray line Separation Relative intensity 
from Kc 1 ,7 (Kx 1 ,2 = 100%) 
Kct' 4.5 eV 1.0 
Kc 3 8.4 eV 9.2 
Kct4 10.0 eV 5.1 
Koc5 17.3 eV 0.8 
Kcx6 20.5 eV 0.5 
Kcr-p 48.0 eV 2.0 
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Figure 7.3: XPS spectra of the platinum film after sputtering. 











- 0 Raw data 
- Peak sum 
Pt 	
Pt 417 7  
/ 
85 	80 	75 	70 	65 	60 
Binding energy [eV] 
Figure 7.4: Pt4f72 and Pt4f 5 ! 2 peaks of the platinum film after sputtering. 
7.3.3 Discussion 
Both, the AES and the XPS spectra obtained, show that the deposited platinum films are 
contaminated by carbon. The gross amount of the carbon most likely originates from the 
organometallic compound. The different intensities of the carbon peaks measured by Auger 
electron spectroscopy before and after sputtering of the surface suggest that the distribution 
of the carbon in the film changed during exposure or heat treatment of the sample. The car-
bon peak at 272 eV does not interfere with major platinum peaks and errors in the detection 
of carbon are therefore unlikely [112]. Also, because of the the heat treatment involved in 
the deposition of the platinum films, carbon contamination due to electron beam cracking 
of volatile carbon compounds can be neglected [112]. 
The XPS analysis of the film showed that both the platinum and the carbon detected oc-
cur in their pure form. Quantification using peak fitting and empirical sensitivity factors 
indicated that the atomic ratio Pt:C in the analysed film was approximately 1.95:1. Fluorine, 
which is present in the organometallic compound, could not be detected in the platinum film. 
Different procedures for removal of carbon from platinum surfaces were reviewed by Mus-
ket et al. [113] some of which could be used to increase the relative platinum content of the 
films investigated in this thesis. 
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A
s mentioned in a previous chapter, the MOS transistor is the most important device 
used in modern integrated circuits due to its low power consumption and simple 
construction. The results presented earlier indicate that the organometallic pro-
cess could potentially be used to deposit and pattern the gate material for MOS transistors. 
In order to verify these findings and to identify any issues associated with the manufacturing 
process, simple MOS transistors were manufactured and characterised. 
8.1 Basics 
A MOS transistor is a four-terminal device and is built as depicted in Figure 8.1. Its main 
parts are the source, drain and back contacts and the MOS capacitor described earlier, which 
is formed by the gate, the silicon dioxide insulator and the underlying silicon. 
V. 
Gate? 	'j) 
Source 	I 	 I 	T Drain 
I I n+ n+ 	' I 	- 
Bulk 
V8 
(a) Cross section of a MOS transistor. 
Figure 8.1: MOS transistor. 
TGate 
v0_J T '_ov 
Source 	Bulk Drain 
V8 
(b) Symbol for a MOS transistor. 
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In order to describe the basic principle of operation, we assume a structure as shown in 
Figure 8.1(a) and the source contact to be grounded as depicted in Figure 8.2(b). If no gate 
voltage is applied, a pnp region exists between the source and the drain contact and no cur-
rent can flow. When a sufficiently high voltage is applied to the gate, an inversion layer is 
formed which allows a current flow between drain and source. Because the carriers in the 
inversion layer or channel are holes, this type of MOS transistor is called a p-channel device. 
If source and drain regions were n-type, the carriers in the channel would be electrons and 
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(a) Voltages with reference to the 	 (b) Voltages with reference 
base contact. 	 to the source contact. 
Figure 8.2: Voltages at the MOS transistor. 
The explanation of the characteristics of the MOS transistor can be based on the theory 
for the two-terminal MOS structure derived in Chapter 6. The derivation closely follows the 
one described in the book by Tsividis [4]. In contrast to the formulas derived for the two-
terminal MOS structure, several simplifications have been made. The following derivation 
assumes a n-type substrate thus resulting in a P-MOS transistor. Also, only the inversion 
region is considered because this is the region where a MOS transistor is usually operated. 
The drain current of the transistor can be expressed by 
'D (x) = ID,D ri.ft(X) + ID,Dff.(X), 	 (8.1) 
where 





'D,Diff. = 	 (8.3) q dx 
The current in the channel, which is equal to the drain current 'D  must be the same over 
the whole length of it and is therefore a constant value. Thus, substituting Equations 8.3 
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and 8.2 into Equation 8.1 and integrating it, leads to 
L 	 QI,L 
I Ijdx = J 	p.W(—Q1) d5 + I 	lLWdQI. 	(8.4) J x=o 	4s4s,o 
If we integrate the left part of the above equation and move L to the right-hand side, we get 
W f 4)I,L 	 w IQI,L 	kT 
(_QI)dcts+TJ -dQI 	(8.5) L 
where W and L are the width and length of the transistor, respectively. Assuming to be 




( — Qi) d45 + 	- QI,L). 	 (8.6) 
,0  
It can be seen that in order to solve this equation, it is necessary to know the inversion charge. 
The charge at the surface is the sum of the inversion charge and the depletion charge as 
expressed by 
Qs=QI+QD 	 (8.7) 
where Q s is the charge induced in the semiconductor area, Q i the inversion charge and Q D 
the charge of the depletion layer. 
If the depletion approximation is made, which states that n. = p = 0 in the depletion layer, 
the charge in the depletion layer becomes 
QD =Nqw=mel
q4,R
qw 	 (8.8) 
where w is the width of the depletion layer. From Equation 8.8 we obtain the charge density 
in the depletion layer 
p (x) = nerq. 	 (8.9) 
Using Equation 8.9, we then solve the Poison's equation (Equation 6.9) in the manner de-




F = 	ne47d. 	 (8.10) 
k=4s CSi 
Carrying out the integration and substituting the result into 6.26 leads to 
QD = VF2eSjqTtje4F (tu - 4s). 	 (8.11) 
According to Equation 6.53, the charge Qs  under the oxide as a function of the surface po- 
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tential 4 s  is 
Qs = - [VGB - 4s - 4B)I CO.- 	 (8.12) 
Using the equation above and Equation 8.11 in Equation 8.7, we obtain 
Q  = - [VGB - ( 1s - B)] Co - 	( tB - 4s) e. 	(8.13) 




( — Qi) ds. 	 (8.14) 
L 	J4,) S — 4) S,0 
Substituting 8.13 into 8.14 leads to 
W f4'S.L 
'D,Di-ift 
= Tj 4 , 	50 
C[VGB - ( 4s - 4)I CO. 
—2esqn (B - s) 	ds. 	 (8.15) 
If we integrate 8.15, we get 
'D,Drift = W 11 [(v 	
- L 
+ cIBctS) 
V8  c s j qnje 	(cIB - s) 3 	 (8.16) 
4s =4s,o 
and carrying out the substitution leads to 
21 
W (1 	 - (4s,i - ( s,o) I 
'D,Di-ift = -ii-t [cISL - cIs,o) (VGB + B 	 2 	
] 
—esjqmje 	[( 	- 	- ( B - S,O)2] 
}. 	
(8.17) 
The diffusion component from Equation 8.6 is 
'D,Diff. = 
w
TL(Q,O - QI,L). 	 (8.18) 
Substituting Equation 8.13 into Equation 8.18 leads to 
wr 
'D,Diff. = _ TI.L[ - ( s,L - 4s,0) Co. 
—2csqne 	(B - S,L - 	- 	 (8.19) 
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The equations above still use potentials which are inside the MOS structure. In order to 
describe the characteristics of a transistor, it is necessary to have expressions for cts as a 
function of external voltages. 
Due to the contacts to the inversion layer, it is necessary to compensate for the difference 
caused by the additional voltages. A voltage VD B is needed to restore the minority carrier 
density at the semiconductor surface close to the drain contact and VS  at the source contact. 
Equation 6.12 derived for the hole density at the semiconductor surface then becomes 
— q(4s L — 'DB) 
Ps,L - ite 	cT 	 (8.20) 
at the drain contact and 
—q (4>s.o — vsB) 
Ps,o = rte 	kT 	 (8.21) 
at the source contact. For a p-type substrate, '1s < clB in inversion and Equation 6.26 can 
be simplified to 




If Equation 8.20 and Equation 8.21 are applied, the expression above becomes 
Qs = 2esqn 	— s)e 	
kT _______ 
+ — e 	M (8.23) 
q 
where VCB is the voltage between the contact and the bulk which is either VDB  or VSB. 
The majority carriers (first term in the equation) are not influenced because electrons are 
not attracted to the p+ region at the contact. The equations for (kS,L  and  cks,o  can then be 
derived by substituting 8.23 into 6.53 which results in 






Co.  q  
and 
kT — q4'sLl 
	
VGB = ___iJ2esiTli [(B - S,L + VDB) e 	q 
+ —e kT I + (4s,L - B). 
cox 
(8.25) 
Using Equations 8.24, 8.25, 8.1, 8.17 and 8.19 derived above, the characteristics of a MOS 
transistor can be calculated numerically. 
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8.2 Materials and methods 
8.2.1 Test structures 
A simple transistor process has been developed and a test chip designed and manufactured as 
described in Chapter 4. Typical resulting transistors with both platinum and aluminium gate 
are shown in Figure 8.3(a) and Figure 8.3(b), respectively. Illustrations of the according cross-
sections are depicted in Figure 8.4. It can be seen that aluminium was used for interconnects 
and pads for both transistor types. 
(a) Platinum gate transistor. 	 (b) Aluminium gate transistor. 




Source I Gate/I 	Drain  
diffusion 	 substrate 
(a) Platinum gate transistor. 
aluminium 
oxide 
Source 	Gate 	Drain 
diffusion 	 substrate 
(b) Aluminium gate transistor. 
Figure 8.4: Cross sections of the two transistor types. 
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8.2.2 Measurement setup 
For the characterisation, a test system built around a HP4156B Semiconductor Parameter 
Analyzer was employed. The sample was placed on a chuck in a lightproof box which was 
grounded. The devices were probed using tungsten tips. The ICCAP software package was 
used to control the measurement equipment, acquire the data and extract transistor parame-
ters. 
8.2.3 MOS transistor parameter extraction 
The model used to extract the transistor parameters was obtained by expanding the formulas 
derived in Chapter 8.1 around VCB = VSB [4]. In saturation, 'D  is at its maximum value and 
can be calculated by setting dID/dVDS = 0. The model is identical to a Shichman-Hodges 
model [114] or MOS Model 1 and describes a transistor in its operating regions (Figure 8.5) 
by the three equations below. 





ID  i- tCO x  I(VGS —Vj)  VDS _V s ] ; VDS <VGS — VT 	(8.27) 
W 	(VGS—VT) 2 
IDT1COx 	2 	VDS>VGS — VT 	
(8.28) 
The threshold voltage VT is determined by 
VJ=VT,o+y+S — VB — / 	 (8.29) 






linear region saturation 
VDS 
Figure 8.5: Operating regions of the MOS transistor. 
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The model above is an approximation which does not take the dependence of — Qs/Cox 
on VCB  into account. However, the transistors produced have big dimensions, resulting in a 
large Co and the error introduced by this simplification therefore becomes small. 
8.3 Results and Discussion 
The initial transistor measurement were the output and transfer characteristics. Typical 
VGS - 'D and VDS - ID curves of both platinum and aluminium devices are shown in 
Figure 8.6 and Figure 8.7, respectively. Secondly, parameters such as threshold voltage and 
oxide capacitance were determined by fitting the simple physical transistor model described 
in Chapter 8.2.3 to the ID/VDS data from the measurements. The transistors fitted to the 
model have large enough dimensions and hence the simple model adequately fits the charac-
teristics [4]. 
It can be seen that the shapes of saturation and linear region of the two transistor types 
are similar. However, the region around the threshold voltage reveals that the platinum gate 
transistor turns on more slowly than its aluminium counterpart. 
The characteristics shown in Figure 8.8 compare the subthreshold regions of the aluminium 
and platinum transistors and it can be observed that the slope of the aluminium is much 
superior to the platinum device. The reasons for this are unclear as the two devices were 
fabricated on the same wafer. Hence, the gate oxide for both devices was grown at the same 
time with the platinum device only having an extra heat treatment to pattern and anneal the 
gate. 
The main factors determining the subthreshold slope are gate oxide thickness, channel 
dopant concentration and interface trap density [115]. C-V measurements on platinum ca-
pacitors on the same substrate as the transistors and presented in Chapter 6 showed a stretch-
out of the curves which is typical if interface trap charges are present. It is therefore likely that 
the low subthreshold slope observed for the platinum transistors results from these charges. 
The threshold voltage VTH  of the platinum and aluminium gate transistor was extracted 
by fitting the data to the transistor model and determined to be —3.0 V and —2.1 V, respec-
tively. These values indicate that the VG s - ' D curves of the transistor with platinum gate 
transistor are shifted by 0.9 V to more negative values, which does not agree with expecta-
tions drawn from the workfunctions of the two metals reported in Chapter 6. The curves of 
the platinum gate transistor should be positioned approximately 0.65 V to the right of the 
curves of the aluminium device. From Figure 8.8, one can see that the platinum gate transis-
tor starts turning on at a gate voltage more positive than the threshold voltage, suggesting 
that the discrepancy between the measured and expected shift of the threshold voltages is 
caused by the same effect as the low subthreshold slope. 
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Figure 8.6: Characteristics of a platinum gate transistor with a gate length of 20 m and 
a width of 20 m. 
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Figure 8.7: Characteristics of an aluminium gate transistor with a gate length of 20 m 
and a width of 20 tm 
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Figure 8.8: Subthreshold characteristic of transistors with a gate length of 20 ltM and a 
width of 20 tm. 
Transistor characteristics as the ones presented above show the potential of the organome-
tallic process to form transistor gates. However, the low subthreshold slope is an issue which 
needs to be addressed before the technique can be employed in semiconductor manufactur-
ing. Furthermore, it will be necessary to develop a complete CMOS process to prove that 
both P-MOS and N-MOS transistors can be fabricated. 
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T
HIS thesis set out to investigate platinum films deposited by means of an organome-
tallic process and their use in semiconductor manufacturing. This chapter brings 
together the conclusions from the previous chapters, presents the implications of 
this research on the use of organometallics in semiconductor processes and provides sugges-
tions for further work. 
9.1 Review of experimental findings 
Chapter 3 and 4 showed that it is possible to produce test chips incorporating platinum fea-
tures deposited using processes based on the organometallic materials (C3F7)2PtU - 
and (C3 F7 )(CH3 )Pt" - C8 H 12 , the latter being a further development of the first compound. 
It was also demonstrated that a heat treatment similar to the one established at the Univer-
sity of Dundee can be employed to manufacture structures on a wafer scale, which is of great 
importance in semiconductor manufacturing. Profiles acquired revealed that features result-
ing from the organometallic process are larger than the corresponding patterns on the mask. 
This effect limits the minimum feature size achievable and was attributed to diffraction dur-
ing exposure. The processing of samples also brought to light at an early stage of the project 
that the material preparation was a challenge and the resources at Dundee were stretched 
to provide films of repeatable quality with the required optical and electrical characteristics. 
This obviously had knock on effects in the integration work reported in the thesis and re-
duced the number of successful process runs and devices characterised. 
Chapter 5 reported the resistivity of the platinum films to be between 4.9 and 46 times 
higher than the bulk resistivity of 1.06. 10 flm, depending on the heat treatment and the 
type of organometallic material. The resistivity of films deposited from (C3F7)2Pt" - C8H 1 2 
was about twice the value of films originating from the second organometallic. Besides, it 
was found that the cross sections of the films produced do not match a rectangular shape and 
the usefulness of test structures like the Greek cross for the extraction of resistance data is 
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therefore questionable. The comparison of features given the heat treatment either in Edin-
burgh or in Dundee revealed that the cross sections resulting from the conduct in Edinburgh 
are more uniform. Discrepancies in the results from linewidth measurements acquired using 
electrical and mechanical methods were also highlighted. Due to the electrical measurement 
assuming a rectangular profile and being based on a Greek cross test structure, this method 
is thought to introduce a significant error into the linewidth measured. This conclusion is 
supported by the analysis of the error introduced by the ball-shaped tip of the profilometer 
used for the mechanical measurement, which is reported in Appendix C. The calculations 
showed that, for cases encounted in this work, the tip does not substantially influence the 
outcome. 
Chapter 6 found that the C-V curves obtained from platinum capacitors on the one-layer 
test chip heat treated in Edinburgh match curves from aluminium capacitors on a substrate 
manufactured at the same time as the one for the platinum capacitors. The workfunction of 
the platinum was determined to be 4.8 V which agrees well with the value of 4.75 V found 
in the literature. However, it also revealed inconsistencies in the C-V characteristics of ca-
pacitors made of platinum films used for transistors, namely a stretch-out of the capacitance 
curves. This can likely be attributed to traps at the silicon/silicon dioxide interface and could 
not be observed at capacitors manufactured using a single-mask process. The fact that the 
stretch-out was only seen on curves of the platinum capacitors and not on the ones of alu-
minium control samples, provides strong evidence that the properties of the MOS stack are 
influenced by the platinum layer deposited. Tsui and Chen [50] investigated the degradiation 
of the dielectric of a Pt/S02/Si structure during annealing and found an increased density 
of interface traps and a decreased dielectric strength after a heat treatment at temperatures 
above 600 °C (see Figure 9.1 and comments in Section 9.2). These effects were attributed 
to thermal stress and platinum dissolution into silicon dioxide, respectively. According to 
the findings published, the annealing temperatures of maximum 435 °C used in the present 
work and the 100 mm oxide result in good MOS stacks. This statement, however, should be 
applied carefully due to the long annealing times used in this research. 
Chapter 7 analysed the microstructure of the platinum films by means of AES (Auger Elec-
tron Spectroscopy) and XPS (X-ray Photoelectron Spectroscopy) and found the films to be 
contaminated with large amounts of carbon with the atomic ratio Pt:C being 1.95:1. It has 
been reported earlier that organic contaminants can significantly increase the number of in-
terface charges under very thin gate oxides [116]. Chapter 7 identified carbon in the metal 
films which could be the origin of the interface charges expected on grounds of Chapter 6 
and Chapter 8. Although the organic contamination of oxides investigated in the litera-
ture [116, 117, 118] relates to silicon dioxides much thinner than the one of 100 nm thick-
ness used in this work, it provides a possible explanation for the behaviour of the platinum 
capacitors characterised in Chapter 6. 
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Chapter 8 reported on working P-MOS transistors and provided further evidence for inter-
face traps in the MOS stack. In contrast to transistors with an aluminium gate, the platinum 
gate devices did not show a steep subthreshold slope in the output characteristic which can 
be the result from charges at the silicon/silicon dioxide interface. The threshold voltage of 
the platinum gate transistors, which was extracted by fitting a simple physical model to mea-
sured VGS - 'D and VDS - 'D curves, was found to be more negative than the one of the 
aluminium gate device which is likely to have the same cause as the low subthreshold slope. 
9.2 Implications 
The above findings indicate that the films produced are of metallic nature and have properties 
which make the films superior compared to many metal layers produced by similar processes 
reported in the literature, as it can be seen when comparing the results from the films dealt 
with herein to data listed in Table 2.3. However, the research highlighted that the repeatabil-
ity of the material supplied left something to be desired and to overcome this engineering 
resource is required to develop a robust and manufacturable product. It should be noted 
that the coater system that was used may well have contributed to the variability of the film 
performance and the combination of these effects made the dimension of features difficult 
to control. In addition the deposition system was only able to produce very thin films and 
these two factors make it difficult to use even in CMOS processes where feature sizes are in 
the range of 1 m. 
An investigation into the use of the organometallic process in semiconductor manufactur-
ing done in 2001 and based on preliminary results identified several possible applications 
of the process [119]. These were high quality passive components for analog circuits, local 
interconnects and under-pad wiring. The conclusion, however, was based on data which, in 
this work, was found to be too optimistic and is therefore doubtful. 
Still, the simple process which works without etching nor solvents, together with the good 
conductivity and small feature size compared to films reported in the literature, could make 
the layers useful for a wide range of applications, especially in the field of MEMS (Microelec-
tromechanical Systems). Here the feature sizes are often large and a conducting layer made 
of a certain metal is often the main interest with the actual resistivity and purity being of 
lower priority. Thicker films would certainly increase the attractiveness of the process but 
also create further challenges. As seen in Chapter 3, the organometallic material before expo-
sure is more than ten times thicker than the resulting metal layer. If the function of this ratio 
is linear, a layer of organometallic 10 p.m thick needs to be deposited to create a metal layer 
of 1 p.m thickness. Due to its photosensitivity, the organometallic material absorbs light 
and thus prevents an uniform exposure from its surface to the underlying substrate [120]. 
A film ten times thicker than the one used in this research would increase the absorption 
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substantially, perhaps result in a very weak exposure of the lowest regions and prevent the 
formation of a good interface between the metal and the substrate. Cross sections of plat-
inum features showed also that the dimensions of structures produced are generally larger 
than on the mask. A possible explanation for this is the diffraction of the UV light at the 
crystal structure of the organometallic material during exposure. According to the laws of 
optics, the diffraction depends, among other things, on the wavelength of the incident light. 
Light sources other than the UV exposure tool used in this work, together with a suitable 
organometallic, should consequently allow an improved resolution of the process. Light of 
higher energy could also help to expose thick layers of organometallic and exceed the plat-
inum thickness of approximately 150 mm achieved in this work. 
As briefly mentioned in Chapter 3, the chemistry of the organometallic material can also 
be adapted to deposit metals such as silver, gold, molybdenum, hafnium, tantalum and tung-
sten. The refractory metals molybdenum and tungsten included in this list were found to 
have properties suitable for self-aligned metal gate processes [121,122,123]. Because of char -
acteristics like their high conductivity and compatibility with advanced dielectrics, metals 
are thought to play a significant role as gates in future semiconductor technologies (see 
Chapter 2). An organometallic material based on molybdenum or tungsten, together with 
an improved process, could provide an efficient way to deposit and pattern metal for such a 
process. Platinum, which was used in this work, has a melting point of 1772 ' C [46] which is 
well above the usual annealing temperature necessary for implant activation in a self-aligned 
gate process. However, research showed that thermal annealing of Pt/Si0 2 /Si structures in-
creases the density of surface states at the silicon/silicon dioxide interface and dicreases the 
dielectric strength of the oxide if heated to temperatures above approximately 600 °C [50]. 
The degradiation of the oxide is strongly dependent on the thickness of the films involved. 
While for a sample with 30 mm of platinum on 92 mm silicon dioxide the degradiation of the 
breakdown voltage begins at temperatures above some 700 °C (see Figure 9.1(a)), it starts 
about 100 °C lower if the two films involved have thicknesses of 30 mm and 15 mm, respec-
tively. Figure 9.1(b) shows a linear behaviour of the interfaced trapped charge plotted against 
the annealing temperature. Because of its effect on underlying oxide at elevated temperatures, 
platinum can thus not be deposited before an implant activation step, which is necessary for 
a self-alligned gate process. The creation of transistors with platinum gates and short lengths 
is therefore difficult to achieve. The replacement gate technology [29] provides a solution to 
the problem by masking the source/drain implantation with a polysilicon gate which is then 
replaced by one made of metal. 
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Figure 9.1: Influence of annealing temperature on oxide breakdown field and interface 
trap density of a MOS structure [501. 
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9.3 Further work 
The simplicity of the organometallic process reported in this work and the properties of the 
films produced certainly give good reasons for further investigations into the use of organo-
metallic materials for integrated circuit manufacturing processes and MEMS. 
The research presented in this thesis provides clues about the quality of films which can be 
achieved by the method but to go a step further, it will be necessary to optimise and charac-
terise organometallic material and process so as to reach a good level of reproducibility. The 
limited number of samples available for this work prevented in-depth analysis of problems 
encounted and did not allow conclusive conclusions. The lack of resource available at Dundee 
to address the reproducibility/material quality issues limited the scope of the work that was 
possible. The non-availability of well characterised material unfortunately prevented a full 
CMOS process being developed and other studies such as investigating different deposition 
processes, ageing properties of the material after synthesis and the influence of film thickness 
on exposure time as well as contamination. 
After sufficient progress in material development has been made, the methods used in 
this work can be applied to characterise the films and the results employed to modify the 
process for specific applications. In the case of transistors, an analysis of the compatibility 
of the deposited layers with advanced dielectrics and the fabrication of a complete CMOS 
structure could provide important information necessary to evaluate the use of the films in 
future processes. 
Beside the application of the organometallic compound in integrated circuits manufactur-
ing, one could also investigate the use of the material for other technologies which do not 
allow standard lithography and etch techniques. Once a technology has been identified, suit-
able characterisation methods can be selected and applied for evaluation of the process for 
the according technology. 
While the work on the existing organometallic processes is important, the development 
of new materials which allow a shorter exposure and the deposition of metals other than 
platinum is also essential. The forty minutes necessary for exposure of the organometallic 
(C3 F7 ) ( CH3  ) Pt" - C, H 12 have already been reduced to less than half the time of its predeces-
sor (C3F7)2Pt" - C8H12 but are still far from the few seconds needed to expose conventional 
photoresist. Lithography tools usually work on one wafer at a time, which is in contrast to 
equipment like furnaces where a batch of wafers is processed simultaneously, and a short 
run time is therefore crucial. The findings of the measurements reported herein also show 
the newer one of the two materials having a lower resistivity than the older one. An investiga-
tion into this outcome could provide valuable information leading to materials which result 




Type 	Name 	Dimension 
Resistive 	Greek cross 	W= 1 p.m 
w= 2  p.m 
w =3 p.m 
w =4 p.m 
w =5 p.m 
w = 10 p.m 
Bridge resistor w = 1 p.m/i = 50 p.m 
w= 1 p.m Il= 150 p.m 
w=5 p.m/1= 100 pm 
w=5 p.m/1= 300 p.m 
w= 10 p.m/1= 150 p.m 
w= 10 p.m/1= 350 p.m 
Box cross 	w=50 p.m 
w =25 p.m 
W= 10 p.m 
Cross bridge 	w = 0.8 p.m / 1 = 200 p.m 
w=0.9p.m/1=200p.m 
w= 1 p.m/1= 200 p.m 
w= 1.2 p.m Il= 200 p.m 
w=2 p.m/1= 300 p.m 
w=3 4m/1= 300 p.m 
w=4p.m/1=300p.m 
w=5 4m/1= 300 p.m 
w =6 p.m /1=400 p.m 
w=7 p.m /1=400p.m 
w =8 p.m /1=400 p.m 
w= 10 p.m/1= 400 p.m 
Capacitive Capacitor 	A= 1 mm2 
A= 2 mm  
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Type 	Name 	Dimension 
A = 3 mm2 
A = 4 mm2 
A=5  mm2 
A = 7.5 mm2 
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A.2 UDEAV1 
Type 	Name 	 Material 	Dimension 
Transistor P-MOS transistor 
Resistive 	Greek cross 
Platinum 	1= 12 pm/w= 10 p.m 
1=12 p.m/w= 10 pm 
1=12 p.m /w= 20 pm 
1=12 p.m/w=40 p.m 
1= 12 p.m/w=60 p.m 
1=12 p.m/w= 80 pm 
1=15 p.m/w= 10 p.m 
1=15 p.m/w= 20 p.m 
1=15 p.m/w=40 p.m 
1=15 p.m/w=60 p.m 
1=15 p.m/w=80 p.m 
1=20 p.m/w= 10 p.m 
1=20p.m/w=20 p.m 
1=20 p.mlw=40 p.m 
1=20 p.m / w =60 p.m 
1=20 p.m / w =80 p.m 
Aluminium 1=12p.m/w=10p.m 
1=12 p.m Iw= 10 p.m 
1=12 p.m/w= 20 p.m 
1=12 p.m/w=40 p.m 
1= 12 p.m/w=60 p.m 
1= 12 p.m/w=80 p.m 
1=15 p.m/w= 10 p.m 
1=15 p.m/w=20 p.m 
1=15 p.m/w=40 p.m 
1=15 p.m/w=60 p.m 
1=15 p.m/w=80 p.m 
1=20 p.m/w= 10 p.m 
1=20 p.m/w= 20 p.m 
1=20 p.m/w= 40 p.m 
1=20 p.m/w= 60 p.m 
1=20 p.m / w =80 p.m 
Platinum 	w =2 p.m 
w =5 p.m 
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Type 	Name 	 Material 	Dimension 
W= 10 p.m 
w=20 p.m 
Aluminium w = 2 urn 
W= 10 p.m 
w=20 p.m 
Bridge resistor 	 Platinum w = 5 p.m /1 = 200 p.m 
w=10 p.m /1=200p.m 
Aluminium w=5p.m/l=200p.m 
w= 10 p.m/l= 200 p.m 
Cross bridge 	 Platinum w = 0.1 p.m /1= 200 p.m 
w=0.2 p.m 	200 p.m 
w=0.3 p.m /l=200p.m 
w=0.4 p.m/l= 200 p.m 
w=0.6 p.m /l=200p.m 
w=0.8 p.m/l= 200 p.m 
w = 1 p.m /1=200 p.m 
w =2 p.m /1=200 p.m 
w=3 p.m /1= 200 p.m 
w =5 pm /1=200 p.m 
w= 10 p.m/1= 200 pm 
w =20 p.m /1= 200 p.m 
Aluminium w = 0.1 pm / 1 = 200 pm 
w=0.2 p.m/1= 200 p.m 
w=0.3 p.m/1=200 p.m 
w = 0.4 p.m /1=200 p.m 
w= 0.6 p.m/l= 200 p.m 
w=0.8 p.m/1= 200 p.m 
w = 1 p.m /1=200 p.m 
w =2 p.m /1=200 pm 
w =3 p.m /1=200 p.m 
w =5 p.m /1=200 p.m 
w= 10 p.m/1= 200 p.m 
w =20 p.m /1=200 p.m 
Contact resistance test structure 	Platinum w = 5 p.m 
W= 10 p.m 
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Type 	Name 	 Material 	Dimension 
w =20 pm 
Aluminium w = 5 jun 




Platinum 	A = 500 tm x 500 pm 
A = 1000 F.Lm x 1000 p.m 
A = 2000 p.m x 2000 p.m 
Aluminium A = 500 p.m x 500 p.m 
A = 1000 p.m x 1000 p.m 
A = 2000 p.m x 2000 p.m 
Interdigitated capacitor 	Platinum 	n = 84 / 1 = 1100 p.m 
/w=2510 p.m /x=20p.m 
/ s = 10 p.m 
n = 20/1 = 1100 p.m 
/w=590 p.m/x=20 I.Lm 
/ s = 10 p.m 
n= 170/1= 1100 p.m 
4970 pm/x= 20 p.m 
/ S = 10 p.m 
Aluminium n=84/1=1100p.m 
/w= 2510 p.m/x= 20 p.m 
/ S = 10 p.m 
n = 20/1 = 1100 p.m 
Iw= 590 p.m/x= 20 p.m 
/s= 10 p.m 
n= 170/1= 1100 J.Lm 
/w=4970p.m/x=20p.m 
/ s = 10 p.m 
Optical 	Lines 	 Platinum 	w = 0.1 p.m 
w=0.2 p.m 
w = 0.5 p.m 
w = 1 p.m 
w =2 p.m 
w =5 p.m 
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Type 	Name 	 Material 	Dimension 
W= 10 p.m 
w =20 p.m 
w =40 pm 
w =60 p.m 
Aluminium w = 0.1 pm 
w=O.2 pm 
w=O.5 p.m 
W= 1 p.m 
w =2 p.m 
w =5 p.m 
w = 10 p.m 
w =20 p.m 
w =40 p.m 
w =60 p.m 
Gaps Platinum w = 0.1 p.m 
w = 0.2 p.m 
w=0.5 p.m 
W= 1 p.m 
w =2 p.m 
w=5 p.m 
w = 10 p.m 
w =20 p.m 
w =40 p.m 
w =60 p.m 
Aluminium w = 0.1 p.m 
w=0.2 p.m 
w=0.5 p.m 
W= 1 p.m 
w =2 p.m 
w =5 p.m 
W= 10 p.m 
w =20 p.m 
w=40 p.m 
w =60 p.m 
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Type 	Name 	 Material 	Dimension 
Checker board 	 Platinum 	w = 5 m 
W= 10 J.Lm 
w =20 pm 
w =40 pm 
Aluminium w =5 p.m 









Process name: 	UDEA V0.0 Al Run number: 	2 
(Batch MHD 03 11 20 B) 
Starting material: 	3 11 , n-type, <100>, Si Number of wafers: 
wafers 
Step Description Date Initials Comments 
mnnber 
1 Oxidation 
Tube 1, program WOXHCL14, 1 
hour 
2 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
3 Oxide etch 
Plasmatherm, CF4 1H2, Ca. 40 
minutes, 750W 
4 Photoresist strip 
Barrel asher, 1 hour 
5 Phosporous deposition 
Tube 5, program SLDSCE12, 
solid source, 15 minutes 
6 Oxide etch 
4:1 buffered HF 
(40%NH4 F : 48%HF), 3 minutes 
7 Oxidation 
Tube 1, program WOXHCL11, 
20 minutes  
8 Anneal 
Tube 1, 30 minutes, 950°C, N2  
9 Aluminium Sputter 
Balzers, pre-clean, 1zm 
aluminium 
10 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
11 Exposure 
Cobilt, 15 seconds 
12 Photoresist develop 
HB115C  
13 Aluminium etch 
STS, program AL3INL.SET, Ca. 
20 minutes  
14 Photoresist strip 
Barrel asher, 1 hour 
15 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
16 Oxide etch 
4:1 buffered HF 
(40%NH 4 F : 48%HF), 1 minute 
17 Aluminium sputter 





Description Date Initials I Comments 
18 Photoresist strip 
Barrel asher, 1 hour 
19 Aluminium sinter 
Tube 8, program HNSINTO1, 2 
hours 
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Process name: 	UDEA V1.0 Run number: 	5 
(Batch MilD 03 11 19 A) 
Starting material: 	311 , n-type, <100>, Si Number of wafers: 	5 
wafers 
Step Description Date fInitials Comments 
 number
1 Oxidation 
Tube 1, program WOXHCL14, 1 
hour 
2 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
3 Oxide etch 
Plasmatherm, CF4 1H2, Ca. 40 
minutes, 750W 
4 Photoresist strip 
Barrel asher, 1 hour 
5 Phosporous deposition 
Tube 5, program SLDSCE12, 
solid source, 15 minutes 
6 Deglaze 
10% HF dip, 80 seconds 
7 Oxidation 
Tube 1, program WOXHCL11, 1 
hour 
8 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
9 Exposure 
Mask 1, Karl Suss, soft contact, 8 
seconds 
10 Photoresist develop 
HB115C  
11 Oxide etch 
Plasmatherm, CP4 1H2 , Ca. 40 
minutes, 750W 
12 Photoresist strip 
Barrel asher, 1 hour 
13 Boron deposition 
Tube 7, program BNDEP12, 
solid source, 30 minutes 
14 Deglaze 
10% HF dip, 80 seconds 
15 Field oxide 
Tube 1, program FOXHCL11, 15 
hours 
16 Photoresist coat 
Front of wafer, SPR2, 3300 rpm  
17 Exposure 
Mask 2, Karl Suss, soft contact, 8 
seconds 
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Step Description Date Initials Comments 
number 
18 Photoresist develop 
HB115C  
19 Oxide etch 
Plasmatherm, CF41H2, Ca. 60 
minutes, 750W 
20 Photoresist strip 
Barrel asher, 1 hour 
21 Pre-oxidation clean 
10% HF dip, 5 seconds 
22 Gate oxide 
Tube 1, program WOXHCL11, 
15 minutes 
23 Anneal 
Tube 1, 30 minutes, 950°C, N2 
24 Deposition of organometallic 
material 
PVD, 100 mg organometallic 
material  
25 Exposure 
Mask 4, 2 hours 
26 Heat treatment 
Oven idling at 25°C, ramp 
temperature to 70°C within 10 
minutes, hold temperature for 6 
hours, ramp temperature to 
195°C within 25 minutes, hold 
temperature for 4 hours, let oven 
cool down to 25°C, furnace 
treatment at 435'C for 2 hours in 
a 40% H2 in N2 atmosphere  
27 Clean 
Ultrasonic bath in aceton, 1 
minute, rinsing with IPA 
28 Photoresist coat 
Front of wafer, SPR2, 5200 rpm  
29 Exposure 
Mask 3, Karl Suss, soft contact, 8 
seconds 
30 Photoresist develop 
HB115C  
31 Oxide etch 
Plasmatherm, CF4 1H2, Ca. 5 
minutes, 750W 
32 Photoresist strip 
Fuming nitric, 5 minutes 
33 Aluminium sputter 
Baizers, 0.5,um aluminium 
34 Photoresist coat 
Front of wafer, SPR2, 3300 rpm  
35 Exposure 
Mask 5, Karl Suss, soft contact, 8 
seconds 
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Step Description Date Initials Comments 
number 
36 Photoresist develop 
HB115C  
37 Aluminium etch 
MIT aluminium etch, 45°C 
38 Photoresist strip 
Fuming nitric, 5 minutes 
39 Photoresist coat 
Front of wafer, SPR2, 3300 rpm  
40 Oxide etch 
Plasmatherm, CF4 1H2, Ca. 60 
minutes, 750W 
41 Aluminium Sputter 
Balzers, pre-clean, 0.5im 
aluminium 
42 Photoresist strip 
Fuming nitric, 5 minutes 
43 Aluminium sinter 
Tube 8, program HNSINT01, 10 
minutes 
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B.2.2 Design rules 
Mask Description Drawn Required Dimension 
no. dimension mask on 
tolerance wafer 
[tm] [j.tm] [nitJ 
Minimum space between unrelated p 15 15 - 16 14 - 15 
Minimum p+  source to drain 
separation 12 12-13 11-12 
Minimum p+  source or drain extension 
beyond transistor width 2 
Minimum p 	line width 6 5 - 6 6 - 7 
Minimum separation of p+  and scribe 
channel 24 
2 Minimum gate width 6 5 - 6 6 - 7 
Minimum gate to source or drain 
overlap 4 
Minimum space between gate cuts 15 
Minimum separation of gate and 
unrelated p 18 
Minimum contact thinning to diffusion 
edge separation 4 
3 Contacts drawn oversize with relation 
to mask 2 2 
Minimum contact size 10 x 10 9 x 9 - 10 x 10 
4 Minimum track width 15 
Minimum separation of metal 1 and 
scribe channel 24 
All gate oxide must be covered by 
metal 
5 Minimum track width 15 15-16 13-14 
Minimum space between tracks 6 5 - 6 7 - 8  
Minimum separation of metal 2 and 
metal 1 6 
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Mask 	Description Drawn Required 	Dimension 
no. dimension mask on 
tolerance 	wafer 
[jtm] [tni] 	[tm] 
Minimum overlap of metal and contact 
thinning 6 
Bonding pad size 120 x 120 
Minimum separation of bonding pads 100 
Minimum separation of metal 2 and 
scribe channel 24 
6 	Opening spacing within bonding pad 8 - 
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13.2.3 Mask nomenclature and sequence 
Mask 	Description 	 Layer name Alignment 
number 
1 Boron Diffusion Diffusion 
2 Thin oxide for gates and contacts Thin oxide Aligns to mask 1 
4 Gate metal Metal 1 Aligns to mask 2 
3 Contact holes Contacts Aligns to mask 2 
5 Metal interconnection and pads Metal 2 Aligns to mask 2 
6 Protective oxide Overglaze Aligns to mask 5 
C Errors introduced by profilometer tip 
p
ROFILOMETERS provide a simple way for surface profiling. However, the construction 
of a profilometer introduces errors into the profiles measured and these need to 
be considered when evaluating the results. Some of the problems associated with 
profilometers are described in the literature [124,125]. 
The error of interest for this project is visualised in Figure C.l(a). It can be seen that in 
the example shown, the dimension of the structure along the x-axis is larger than the actual 
feature. 
A Dektak 8000 profilometer with a ball shaped tip with a radius of 2.5 Inn was used in this 
work. The size of the error depends on the angle cc between a horizontal line and the slope of 
the feature (Figure C.1(b), representing the steepness of the feature. The angle can be used 








= T sin 
- (x.), 	
(C.2) 
respectively, where r is the radius of the tip. 
The expressions above can be used to compute the error expected at any position of a pro-
file. Three different profiles, which are shown in Figure C.2, were chosen and the maximum 
error in the x-axis calculated. The largest difference between the measured and the actual 
profile occurs most often at the position where the tip touches a feature on a flat surface for 
cc 01~~L  a 
(a) 	 (b) 
Figure C.1: Illustration (a) shows a profile (solid line) and the curve resulting from a mea-
surement with a ball-shaped profilometer tip (dashed line). The angle ot used 
to investigate the error is depicted in (b). 
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Figure C.2: Profiles used to investigate the errors caused by the tip of the profilometer. 
the first time. The points of maximum error for the profiles discussed are visualised in Fig-
ure C.3 and are represented by coloured dots. The cross section depicted in Figure C.2(a) 
would be the one of an ideal film, while the one in Figure C.2(c) is thought to roughly repre-
sent the film topography of the actual films deposited using the organometallic process. The 
results are listed in Table C.1. 
Figure C.3: The points of maximum error for the three different feature shapes discussed 
in this chapter. 
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Table C.1: Maximum errors expected for structures characterised using a profilometer 
with a tip radius of 2.5 !.tm. A value of 5 p.m was used for the width w shown 




N the following pages, papers are contained which were presented at ICMTS (In-
ternational Conference on Semiconductor Test Structures) and published in IEEE 
Transactions on Semiconductor Manufacturing. 
129 
Appendix D - Published papers 130 
Di International Conference on Semiconductor Test Structures 
(Monterey, USA, 2003) 
Use of Test Structures for Characterising a Novel Photosensitive 
Organometallic Material for MOS Processes 
M H Dicks', C M Broxton 2 , J Thomson", J Lobban 3 , J T Stevenson' and A J Walton' 
'Scottish Microelectronics Centre, School of Engineering and Electronics, University of Edinburgh, Edinburgh EU9 3JL. UK 
Telephone: -4-44  (0) 131 650 5610, Pax: ±44 (0) 131 650 7475, Email: mart in.dicksee.ed.ae .ulc 
"Department of Applied Physics and Electronic & Mechanical Engineering, University of Dundee, Dundee DD1 4HN, UK 
'Division of Physical and Inorganic Chemistry, University of Dundee, Dundee DDI 41-tN, UK 
ABSTRACT 
A novel process is presented which produces plelirtium 
features using direct IJV exposure of a photosensitive or- - 
ganometallic material. The deposited films are metallic 
and have a good adhesion to silicon dioxide. A test chip 
with MOS capacitors and sheet resistance structures fab-
ricated using the new orgrrriometrsllic rnat'ritrl has been 
rhtracterised. 
I. INTRODUCTION 
As microelectronic device geometries reduce in size 
there is a need for new materials and processes that 
meet the requirements and overcome the limitations of 
existing solutions. We have developed a photosensitive 
organometaUic material that can readily be patterned 
on a standard silicon wafer [lJ. The organometallic 
film is photo-sensitive and can be exposed using con-
ventional lithography tools to produce patterned metal 
layers without the need for photoresist or etch processes. 
The reduction of process steps has great significance from 
the manufacturing viewpoint. 
The method commonly used to produce metal features 
(Figure 1) involves the deposition of the metal followed 
by a layer of photoresist which is then exposed and de-
veloped. This mask is then used to etch the metal to 
Create the required features. A similar type of proced-
ure is employed in a damascene metallisation process 
with the additio,, of a CMP (Chemical Mechanical Pol-
ishing) step. The organometallic material reported in 
this work reduces the number of steps involved in pat-
terning a metal layer (Figure 2). First an organometal-
lic compound is deposited on the wafer and exposed to 
UV light which causes the platinum to dissociate. A 
final heat treatment removes any remaining unexposed 
organometallic material and residues and leaves behind 
the required metal pattern. 
This paper presents details of the deposition and pat-
terning process and reports on the characterisation of 
the resulting metal. 
50 
patterned metal lanrrr 
Fig. 1. Conventional technique —n —11111 used to deposit and 
pattern a metal layer. 
II. MATERIALS AND METHODS 
For the characi.erisation of the platinum layers a test 
chip (Figure 3) consisting of resistive and capacitive test 
structures has been manufactured using the fluoro plat-
inum complex [l(. cis - (C3 F7 ) 2 Pf(II) - C012 , whose 
chemical structure is shown in Figure 4. Capacitors for 
C-V measurements have areas ranging from 1 mm 2 to 
7.5 mm 2 and possess guard rings to avoid errors due to 
condensation water on the surface of the wafer. The res-
istivity structures include Greek crosses and bridge res-
istors which have track widths between 0.8 Ism and 10 
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I. Clier r i u-al structure of the organometallic compound. 
I- 
a 
Fig. 2. Dopesition and patterning preess of a rnota] aver is;n 
the organometallic procEss lescril,eil tri this taper. 
,um thus allowing the same design to be used for further 
research on organometallic material with an improved 
resolution, 
Standard processes have been employed for all but the 
metallisation step during production of the test struc-
tures. A 500 urn oxide is grown on a n-type <100> sil-
icon wafer with a resistivity of 2-4 Deco. The back of the 
wafer is then heavily n-type doped to create a good ohmic 
contact to the aluminium which is deposited later in the 
process. The masking oxide on the front is removed and 
the whole wafer then reoxidised to a thickness of tOO nm. 
c:x..i ____ ___ c•uu 




I"ig 3. Test chip produced for resisraric,' .rnd capacitance mean- 
After this preparation, 100 mg of organometallic com-
pound is evaporated onto the silicon dioxide using an 
Edwards Auto 306 Vacuum Coater. During the process 
some 9.25 mg of material is deposited which corresponds 
to a layer thickness of approximately 0.75 urn. The pat-
tern is then contact printed using a 260 nrn exposure tool 
with an output of 16.5 mWem 2 . During exposure the 
metallic part of the organometallic material dissociates 
front the organic part, which is removed together with 
the unexposed compound using a three stage heat treat-
ment, of which the first two are conducted at this point. 
For stage I the wafer is furnace treated at a temperature 
of 70 5 C for six hours in air and during stage 2 at a tem-
perature of 195 °C for four hours in air. The oxide on the 
back of the wafer is then stripped off and an aluminium 
layer of 500 urn sputtered on the back of the wafer. The 
manufacturing is finalised with the last stage of the heat 
treatment which is also used to slitter the aluminium on 
the back of the wafer and is conducted in an atmosphere 
of 40 % hydrogen in nitrogen at a temperature of 435 CC 
The duration of this last annealing stage was thought to 
have a strong influence on the film composition and was 
varied between two and six hours so as to study the in-
fluence of the time on flatband voltage and resistivity. 
Silicon wafers with both platinum and aluminium struc-
tures were processed for the work described in this pa-
per. The platinum structures were manufactured using 
the organometallic process described above whereas the 
aluminium features were produced using sputtering and 
standard lithography. The processes used for both the 
wafers with the platinum and the aluminium pattern 
were kept as identical as possible so as to allow direct 
comparison of results gained from capacitance measure- 
flieflt 5. 
III. RESULTS 
Figure 5(a) and Figure 5(b) show a Creek cross [3) 
and a bridge resistor, respectively, both of which had a 
designed track width of 10 jm and were produced us-
ing the organometallic process. The pictures also show a 
residue in between the pattern and the exact cause of this 
is unknown. This is not observed in large open areas of 
the test pattern which indicates that the residue might 
132 
be caused by some sort of proximity effect. Figure 6 
shows examples of cross sections obtained from meas-
urements on structures of different sizes using a Dektak 
8000 profilometer. The measurements showed that the 
dimensions of the features were generally larger than ex-
pected, walls were not perpendicular and the thickness 
of the platinum film varied between 30 and 50 nm over 
the whole wafer. This dependence of the film thickness 
on the location on the wafer is believed to be a result 
from a nonuniform evaporation process. A Scotch tape 
test indicated that the film had a good adhesion to the 
substrate. 
N  polio lin ii- 
(a) Creek cross 	I.. trol go 
test structure with with a track width 
an arm width of 10 	of 10 pm. 
pm. 
(ci Plot coin.-
pacitor with an 
area of 1 mm". 
Fig, S. Test structures produced truing the organometallic process. 
Figure 7 shows a typical C-V curve of a platinum capa-
citor measured all MHz 2) using a 111'4280A C-v meter. 
For comparison a similar measurement of an aluminium 
capacitor on the same substrate and a curve calculated 
using the theory described by Brews [4) are also shown. 
It can be seen that both curves follow the same trend. 
This, together with no difference between the measured 
oxide leakage currents, indicates that the gate stack is 
potentially suitable for transistor operation. 
Measurements of the fiatband voltage after different an-
nealing times showed that the fiatband voltage moves to-
wards lower values with longer time and seems to asymp-
totically approach a constant value (Figure 8(a)). Prom 
the shift of the C-V curves obtained after six hours an- 
SO 	 11. 	 130 	 2110 	 250 
ulti rid 
(u) Profll of a pad with a width of 120pm. 
00 	II) 	40 	)O 
0(14,01 
(1. Roeult (ron, a scan over a 10pm line. 
Fig. 6. Typical profiles of the deposited platinum films obtained 
using a Dektak. 
nealing time and the known workfunction of 4.1 V of alu-
minium 51. the workfunction of the platinum film was 
calculated to be 4.8 V which is close to the value of 0.75 
V found in the literature 161. 
The resistivity of the platinum films deposited by the 
organometallic process has been measured using both 
Greek cross structures and bridge resistors. '['he sheet 
resistance decreased significantly with increasing anneal-
ing time and a trend towards an asymptotical value was 
observed. Due to the sloping walls and line widths which 
were typically larger than designed after the heat treat,-
meat, the calculation of the resistivity required to take 
the track width, height and profile into account. It was 
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films have higher resistivities than the bulk material but 
Avrekh, Monteiro and Brown [8] reported an increase as 
we have measured it only for film thicknesses below 5 nm. 
It is suspected that in this case organic residues may he 
responsible for some of the difference and this requires 
further investigations. Contaminants like carbon from 
the organometallic precursor gas are also thought to be 
the cause of measured high resistivities of platinum films 
deposited using a FIB (Focused Ion Beam) system [9] 
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Fig. 7. 	Typical C-V curves obtained at I MHz of both a Pt 	 0 	 + 
(deposited using the organometallic process) and an Al (deposited 
by sputtering) napanitor on a n-type substrate. A calculated ideal 	 o 	0 
curve with Vp5 = llVia also shown for comparison. 	 0 0 , so 	 o 
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Greek cross structures were generally higher than the val-
ues from measurements at bridge resistors. This seems 
to be caused by the profile of the tracks which is included .551051155 tune he] 
differently in the results from the two types test struc- 
tures. In order to get a reliable value for the resistivity. 	 (U) Sheet resistance as a function of annealing time. 
the area of a track was calculated using profiles measured 
at several positions on a bridge resistor and the outcome 	Fig. S. Influence of annealing time on the flatband voltage and 
combined with the resistance. The resistivity of the films 	
sheet resistance of the deposited films. The data was obtained 
measurements at different locations on a wafer. 
after a six-hour anneal was determined to be 1.58x 10 
from 
 
Om which is significantly higher than the reported res- 
istivLty of 1.06X 10- ' (lm [7]. It is well-known that thin 
134 
IV. DISCUSSION 
This work has demonstrated that metal features in the 
form of test structures can be produced using a novel 
organometallic Urn which is patterned directly with UV 
light followed by very simple low temperature heat treat-
ment steps. The measurements have shown that the 
deposited film is electrically conductive and the results 
from the capacitor dots indicate that it could potentially 
be used as a gate material for MOS transistors. However, 
the test patterns produced also indicate that the resolu-
tion of the deposited films is reduced by the bloating of 
the structures during the heat treatment process. The 
metal structures produced did not meet the requirements 
for an integration into a modem semiconductor process 
and further optimisation of the process is necessary be-
fore this can be achieved. Future work will also involve 
the design and fabrication of transistors using the or-
ganometallic process. 
It should be noted that the chemistry, used in this organo-
metallic film is also capable of being adapted to produce 
patterns made of metals such as Ag. Au, Mo, Hf, Ta and 
W. 
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ABSTRACT 
A test, chip is reported to characterise MOS transist-
ors with a platinum gate fabricated using a solid organo-
metallic material. Threshold and source-drain charac-
teristics are presented along with oxide leakage measure-
ments. These results are compared with aluminium gate 
transistors manufactured on the same substrate. Both 
sets of characteristics are very similar with the major 
difference being that the platinum gate devices have a 
lower sub-threshold slope. 
I. INTRODUCTION 
It has been reported earlier Ill that the organometal-
lie fluoro platinum complex cis - (C3 F7 ) 2 Pt(II) - C, 11,  
with the structure shown in Figure 1 could potentially 
be used to produce platinum gates for MOS transistors. 
The organometallic compound is a solid photosensitive 
material which can be exposed using CV, e-bearn or ion-
beam lithography to deposit patterned plal nun, layers 
onto a substrate. 
041 
MJ 
c:7) h1 	021 
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Metal features are typically produced by deposition of 
a metal layer onto a substrate which is then patterned 
using a photoresist mask and an etch step as shown in 
Figure 2(a). 
The compound and associated process reported in this 
paper reduces the number of steps as shown in Fig-
ure 2(b). The organometallic material is first deposited 
onto the substrate and exposed using standard lithe-
graphy which causes the platinum to dissociate. The 
organic residue in the exposed regions and the unex-
posed organometallic material are then removed using 
a low temperature heat treatment thus leaving behind 
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ii) Steps involved 	(b) Steps involved 
in the conventional in the organometal- 
process. 	 hr process. 
Fig. 1. Chemical structure of the organometallic material. 
Pig. 2. Comparison of conventional and organon,etallic process 
when depositing a patterned metal layer. 
- 
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Organometallic materials have been used in several areas 
of semiconductor manufacturing, mainly for the repair 
of integrated circuits or photolithographic masks. The 
method commonly used is focused ion beam induced de-
position from an organoinetallic precursor gas [2] Other 
techniques make use of the photothermal decomposition 
of an organometallic material, which can be in a solid [ 3 1, 
[4]. [5] or a liquid phase [6], 171, by direct laser-writing. 
The photochemical decomposition of an organometallic 
allows smaller features and was employed to produce pat-
terned metal layers by exposing organometallic materi-
als through a photolithographic mask 181. [9], [10]. The 
processes reported require later treatment with a liquid 
developer or are used only to produce clusters for a fol-
lowing electroleas metallisation. 
The organometallic process used in this work is based 
on the photolytic decomposition by conventional CV 
lithography and does not require any laser, ion-beam or 
electron-beam exposure tools nor liquid developers. 
This paper describes the manufacture and characterisa-
tion of a test chip which includes MOS transistors with 
platinum gates created using CV definition of an organo-
metallic material, The purpose of the work is to demon-
strate that photosensitive organometallic films can be in-
tegrated into a MOS process to produce fully functional 
transistors. 
IL. MATERIALS AND METHODS 
A previously reported test chip [1] has established I hat 
organometallics have the potential to be used in an IC 
technology. This work describes a new chip (Figure 3) 
which incorporates a set of MOS transistors, capacit-
ors for C-V measurements, resistive test structures and 
patterns for optical characterisation. All structures are 
realised both using the organometallic process and con-
ventional processes using aluminium. 
For this demonstration the number of process steps was 
minimised by basing the process and design rules on an 
existing metal gate process which produced p-MOS tran-
sistors with a platinum gate without the requirement for 
VT implants. Figure 4(a) and Figure 4(b) show the cross-
section of the platinum and aluminium gate transistors 
and it can be observed that aluminium was used for all 
the interconnect. Transistors with lengths of 12 - 20zm 
and widths of 10— 80jm were fabricated. 
'The manufacturing process starts with the growth of an 
oxide onto a < 100> n-type silicon wafer. The oxide on 
the hack is then removed and phosphorus diffused into 
the back of the wafer to be used later for a back contact. 
After reoxidation. the oxide on the front is patterned and 
used as a mask for the boron diffusion which forms the 
source and drain regions of the transistor. The field ox-
ide is then created, gate and source/drain contact holes 
are opened and the gate oxide grown. 
Fig. 5. Layout of the test chip. 
aluminum 	 aluminum 
'D 	S 	
oxide 
&ffuaor, 	 substrata 	d,ffusion 	 substrate 
(a) Pt gate transistor. 	(b) Al gate transistor. 
Fig. 4. Cross sections of the two transistor types. 
The next step is the evaporation of 100mg organometal-
lic compound which forms a layer with a thickness of 
some 0.75iim on the wafer. The organometallic film 
is then CV exposed using the gate mask which breaks 
the bonds between the metallic and organic part of the 
organometallic material. The organic part in the ex-
posed regions, together with the unexposed compound, 
is then removed using a three-stage heat treatment. Dur-
ing stages one and two the wafer is furnace treated in air 
for six hours at a temperature of 70°C and for four hours 
at a temperature of 195°C, respectively. The final stage 
of the heat treatment is conducted in an atmosphere of 
40% hydrogen in nitrogen for four hours at a temperature 
of 435°C. The resulting platinum layer had a thickness 
of approximately SOnm. 
Contact holes are then opened by removing the gate ox-
ide in the bottom and 0.5fam of aluminium deposited 
and patterned to create connections and pads. Next, the 
oxide on the back is removed and the aluminium back 
contact sputtered. 
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Figure 5(a) and Figure 5(b) show pictures of transistors 
with platinum and aluminium gate, respectively. 
ui Pt gaze transistor. 	 b Al gate tranu000r, 
Fig. 5. Devices with gate length of 20rnt and width A 
A magnified picture of a platinum gate transistor can be 
seen in Figure 6. 
Fig. 6. Picture of a platinum gate transistor with agate length of 
20*m and a width of 20prn. 
The transistors were characterised using a 11P4156B 
semiconductor parameter analyzer together with the 
IC-CAP software package. 
III. RESULTS 
To characterise the transistors, Vas-ID and VDS-[D 
curves of both the platinum and aluminium transistors 
were acquired. Typical curves from a platinum gate tran-
sistor are shown in Figure 7 and Figure 8. Results from 
measurements at an aluminium transistor of the same 
size are shown in Figure 9 and Figure 10. 
It can be seen that saturation and linear region of the 
two transistor types compare very well. A simple phys-
ical transistor model identical to the Shichman-Hodges 
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Fig. 7. V05-10 characteristic of a platinum gate transistor with 
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Drain-source voltage V05 [V[ 
Fig. S. 1/g.1 characteristic of a platinum gate tranarstor with 
a gate length of 20p.m and a width of 20p.m. 
from the measurements. The transistors produced have 
big dimensions and the errors introduced by the simple 
model were therefore thought to he negligible [121. The 
threshold voltage V 1 of the platinum and aluminium 
transistor was extracted and determined to he -3.0V and 
-2.1', respectively. The region around the threshold 
voltage reveals that the platinum transistor turns on 
more slowly than its aluminium counterpart. 
The characteristics shown in Figure ii compare the sub-
threshold regions of the aluminium and platinum tran-
sistors and it can be observed that the slope of the alu-
minium is much superior to the platinum device. The 
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Drain-source voltage V08  (VI Fig. 12. 1-V characteristic of the oxide measured using capacitors 
with an area of 4mm 2 . 
Pig. 10. V05-10 characteristic of an aluminium gate transistol 
with a gate length of 204m and a width of 20pm. 
IV. DISCUSSION 
This paper reports on the fabrication and characterisa- 
tion of a test chip incorporating the first MOS transistors 
reasons for this are unclear as the two devices were fab-  with a gate produced using an organometallic material. 
ricated on the same wafer. Hence, the gate oxide for both The measured transistor characteristics are typical for 
devices was grown at the same time with the platinum those expected for a p-MOS device except for the sub-
device only having an extra heat treatment to pattern threshold region and this effect is still being examined. 
and anneal the gate. The above transistors are the first reported devices to 
The 1-V measurements shown in Figure 12 presents the have been fabricated using a novel photosensitive or-
oxide leakage current as a function of voltage and the res-  ganometallic material to deposit and pattern the gate 
ults are in line with data available in the literature 1131. using neither etching nor solvents. This new technology 










definition which is a key attribute from a manufacturing 
point of view. In addition, the organornetallic mater-
ial can be modified by replacing the Pt in the structure 
shown in Figure 1 with another metal (e.g. Au, Mo, Hf, 
Ta and W) making the technology flexible and poten-
tially capable of replacing polysilicon based gate techno-
logy. 
Now that it has been proved that the material can be in-
tegrated into a MOS technology, we are in the process of 
incorporating the organometallic into a standard CMOS 
process. 
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Characterization of Platinum Films Produced 
by UV Exposure of a Novel Photosensitive 
Organometallic Material 
Martin H. Dicks, Student Member. IEL'E.Gareth M. Broxitin, James Ihomson, JemimaLobban, J. Torn M. Stevenson, 
and Anthony J. Walton, Menber, IEEE 
Abstract.--A novel process is presented which produces plat-
inum features using direct UV exposure of the photosensitive 
organometallic material cis4 C 5 F7 ) PD Ill-C 8 II The technique 
reduces the number of process steps involved when creating a 
metal pattern on a substrate by not requiring photoresist, solvents, 
or etch processes. In contrast to pn.eesces already reported in 
the literature, the method is compatible with micn,electronic 
processes and does not require costly special equipment. Two test 
chips with MOS capacitors and resistive structures fabricated 
using the new organornetallic material have been characterized. 
The results show that the deposited films are metallic and have a 
good adhesion to silicon dioxide. The work function of the plat-
inum films is in agreement with the value found in the literature, 
hut the measured resistivity and XPS indicate that the metal film 
contains some remaining organonnetallic residue after pattern 
development. 
Index Terms-'---Metallization, isrganometahhics, platinum, test 
structures, work function. 
I. INTRODUCTION 
A S microelectronic device geometries reduce in size, there is a need for new materials and processes that meet the 
requirements and overcome the limitations of existing solutions. 
We have developed a photosensitive organometallic material [1 1 
which can be exposed by LTV light to produce patterned metal 
layers. 
Organometahlic materials are widely used in the repair of pho-
tolithography masks and integrated circuits. The method usu-
ally employed is focused ion-beam induced deposition of metals 
using an organometallic precursor gas. and a good review of this 
technique can be found in [21. The deposition of platinum from 
an organometallic material was reported in the early 1990s [3]. 
Other research focused on the direct laser writing of a metal 
pattern by means of photothermal (pyrolitic) decomposition of 
a metal containing organic compound which can be either a 
solid 141-161 or in the liquid phase [7], [81. Finer and more con- 
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trollable features can be realized by photochemical (photolytic) 
decomposition. This principle was applied to deposit and pat-
tern metal by irradiation of an organometallic material through 
a photolithographic mask 19)—I11). Some of these processes re-
quire the use of solvents in order to remove organic residue from 
the exposed film or an electroless metallization. 
The technique used in this work employs photolytic decom-
position of a solid organometallic material and conventional 
IJV lithography in order to deposit a patterned metal layer on 
a substrate. The method offers advantages over the techniques 
mentioned above by being compatible with existing semicon-
ductor technology and working without laser, ion-beam and 
electron-beam exposure tools, or liquid developers. The process 
does not require photoresist, solvents, or etch processes and al-
lows a reduction of process steps when creating a metal pattern, 
a factor which is of great significance from the manufacturing 
viewpoint. A method commonly utilized in semiconductor 
manufacturing to produce metal features 1Fig. 1(a)) involves 
the deposition of the metal followed by a layer of photoresist 
which is then exposed and developed. This mask is then used 
to etch the metal to create the required features. A similar type 
of procedure is employed in a damascene metallization process 
with the addition of a chemical mechanical polishing (CMP) 
step. 
The organometallic material reported in this paper reduces the 
number of steps involved in patterning a metal layer IFig. 1(b)). 
First, an organometallic compound is deposited on the wafer 
and exposed to LTV light which causes the platinum to disso-
ciate. A final heat treatment removes any remaining unexposed 
organometallic material and residues and leaves behind the re-
quired metal pattern. 
This paper presents details of the deposition and patterning 
process and reports on the characterization of the resulting 
metal. 
II. MATERIALS AND METHODS 
For the characterization of the platinum layers two test 
chips consisting of resistive and capacitive test structures have 
been manufactured using the fluoro platinum complex [II, 
ci8-(C3F7 )2Pt(1T)-0 5 H 5 2(, whose chemical structure is shown 
in Fig. 2. 
The first test chip (Fig. 3) incorporates capacitors for C—V 
measurements as well as Greek crosses and bridge resistors. 
The capacitors have areas ranging from 1-7.5 mm' and pos- 
0894-650704520.00 C 200* IEEE 
143 
tans TRANSACrIONS ON SEMICONDUCrOR MANPF FUR!NG. VOL 17, NO 2. MAY 2i&4 
=W_ I 
,oh,tt 
— 	 -- 
- 0fl1,iut,flflLljlliC CittitNitind 
lice. 'Uh'tralc 
interned metal k", pitt 'nied moth Lrer 
Fig. I. (a) Cotetcatosial technique comnwnly toed to deposit and pattctn a metsl layer and fbi depcauon and pattermof rrms of a metal layer sting the 
organomctalhc process desenbed to thts per. 
Fig 2, Chemical auuctwe of the organotuetatlic compound 
sess guard rings to avoid errors due to condensation water on 
the surface of the wafer. The resistivity structures have track 
widths between 0.8 and 10 ,am, thus allowing the same design 
to be used for further research on organometallic material with 
an improved resolution. 
Standard processes have been employed for all but the metal-
lization step during production of this test chip. A 500-nm oxide 
is grown on an n-type (100) silicon wafer with a resistivity of 
2-4 f)-cm. The back of the wafer is then heavily n-type doped to 
create a good ohmic contact to the aluminum which is deposited 
Fig. 3. Test cbtp produced for rososance and capacitance measutesnooLt 
later in the process. The masking oxide on the front is removed 
and the whole wafer then reoxidized to a thickness of 100 run. 
After this preparation, 100 mg of organometallic compound 
is evaporated onto the silicon dioxide using an Edwards Auto 
306 Vacuum Coater. During the process some 9.25 mg of ma-
terial is deposited which corresponds to a layer thickness of ap-
proximately 0.75 jsm. The pattern is then contact printed using a 
260-nm exposure tool with an output of 16.5 mW-cm 2 . During 
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Fig 4. Toot chip 000Iomlag bridge roilsioro for hnewidth m000wcmcnts 
the two-hour exposure, the metallic part of the organometallic 
material dissociates from the organic part, which is removed to-
gether with the unexposed compound using a three stage heat 
treatment, of which the first two are conducted at this point. For 
stage one, the wafer is furnace treated at a temperature of 70 °C 
for 6 h in air and during stage two at a temperature of 195 °C 
for 4 h in air. The oxide on the back of the wafer is then stripped 
off and an aluminum layer of 500 nm sputtered on the back of 
the wafer. The manufacturing is finalized with the last stage of 
the heat treatment which Is also used to sifter the aluminum on 
the back of the wafer and is conducted in an atmosphere of 40% 
hydrogen in nitrogen at a temperature of 435 °C. The duration 
of this last annealing stage was thought to have a strong influ-
ence on the film composition and was varied between 2 and 6 It 
to study the influence of the time on flatband voltage and resis-
tivity. 
Silicon wafers with both platinum and aluminum structures 
were processed. The platinum structures were manufactured 
using the organometallic process described above, whereas the 
aluminum features were produced using sputtering and stan-
dard lithography. The processes used for both the wafers with 
the platinum and the aluminum pattern were kept as identical 
as possible to allow direct comparison of results gained from 
capacitance measurements. 
The second test chip (Fig. 4) includes bridge resistors 
for measuring the width of metal tracks created using the 
organometallic compound. The Chip incorporates other struc-
tures not used in this paper, and the process description only 
gives details about steps relevant for the production of the 
bridge resistors. The procedure is very similar to the one 
described earlier with the main differences being the use of a 
thicker oxide layer and the integration of aluminum for pads 
and interconnects. The oxide with a thickness of approximately 
1.5-jam thickness was grown before the deposition of the 
M. RustTs 
Fig. 5(a) and (b) shows a Greek cross 1121 and a bridge re-
sistor, respectively, both of which have a designed track width 
of 10 jam and were produced using the organometatlic process. 
A capacitor with an area of 1 min 2 for C—V measurements and 
a bridge resistor for linewidth measurements are depicted in 
Fig. 5(c) and (d). Some of the pictures also show some residues 
in between the pattern. This is not observed in large open areas 
of the test pattern which indicates it might be caused by some 
sort of proximity effect. Later batches have not exhibited this 
problem and it is believed this may have been caused by issues 
associated with the preparation of the organometaltic material. 
Fig. 6 shows examples of cross sections obtained from measure-
ments on structures of different sizes after an annealing time of 
6 h using a Dektak 800() proitlometer with a 2.5-jam tip. It is 
known that protilometers introduce errors if the features mea-
sured have dimensions similar to the tip size but calculations 
showed that in our case, the error should not exceed Ijam. The 
measurements indicate that the dimensions of the features are 
generally larger than expected and the walls are nonperpendic-
ular. The thickness of the measured platinum film varied be-
tween 30 and 50 nm over the whole wafer. This dependence of 
the film thickness on the location on the wafer is believed to be 
a result from a nonuniform evaporation process. The deposition 
of the film takes only a couple of seconds and due to the wafer 
rotating at an angle of 45° directly above the sample, a spatial 
variation of the film thickness is likely to occur. A Scotch tape 
test indicated that the film had a good adhesion to the substrate. 
To check the integrity of the silicon dioxide layer, the leakage 
current was measured as a function of the applied voltage. The 
outcome of the measurements is shown in Fig. 7 and it can be 
observed that the leakage associated with the platinum and the 
aluminum capacitors is very similar. 
Fig. 8 shows a typical C—Vcurve of a platinum capacitor mea-
sured at I Mhz 1131 using a 11P4280A C—Vmeter. For compar-
ison, a measurement of an aluminum capacitor fabricated in a 
similar manner to the platinum capacitor and a curve calculated 
using the theory described by Brews [14] are also shown. The 
measured samples were both annealed for 6 h and it can be seen 
that both curves follow the same trend. This, together with no 
difference being observed between the measured oxide leakage 
currents, indicates that the gate stack is potentially suitable for 
transistor operation. 
Measurements of the flathand voltage after different an-
nealing times showed that the flatband voltage moves toward 
lower values as time increases and seems to asymptotically 
approach a constant value (Fig. 9(a)]. The aluminum reference 
sample treated identically did not show this behavior. From 
the shift of the C—V curves of the platinum and the aluminum 
capacitors obtained after a 6-h anneal and the known work 
function of 4.1 V of aluminum 115], the work function of the 
organometallic film. The third stage of the heat treatment is 
• performed before deposition of the 0.5-jam sputtered aluminum 
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Fig. 6. Typical prothlm of the dqiusouted platmian films obtained using a prolitometee (a) pad with a width of 120pm and (b) man over a IO.pm lair. 
cross structures and bridge resistors. The sheet resistance 
decreased significantly with increasing annealing time and a 
trend toward an asymptotic value was observed [Fig. 9(b)[. 
Due to the sloping walls and the larger than designed 
linewtdth values resulting from the heat treatment, the cal-
culation of the resistivity requires account to be taken of 
the track width, height, and profile. It was observed that the 
resistivity values measured using the Greek cross structures 
were generally higher than the values from measurements of 
the bridge resistors. This seems to be caused by the profile of 
the tracks which affect the results differently for the two test 
structures, In order to get a reliable value for the resistivity, 
the cross-sectional area of a track was calculated using profiles 
measured at several positions on a bridge resistor and the 
outcome combined with the resistance. The resistivity of the 
IS 	15 	20 	20 	30 	35 	films after a 6-h anneal was determined to be 4.58* lO ftm, 
Gate—bulk voltage V [' 	 which is significantly higher than the reported resistivity of 
1.06x 10 -7  fl-rn [171. It is well known that thin films have 
Fig. 7 I-V chaeartensiw of the oxide measured osmg capacitors with an area higher resistivities than the bulk material but an increase as of 4 nurn 2 available on the inroad test chip 
high as this has only been reported for film thicknesses below 
5 mit [181. It is suspected that in this case organic residues 
platinum film was calculated to be 4.8 V, which is close to the may be responsible for some of the difference and this requires 
value of 4.75 V found in the literature (161, further investigations. Contaminants like carbon from the 
The resistivity of the platinum films deposited by the organometallic precursor gas are thought to be the cause of 
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Fig. 9 Influence of annealing time on the flaibend voltage and sheet resistance of the deposited films Data score obtained loses meastieetnents at different 
locations on a wafer (a) Flatland voltage versus annealing time (b) Sheet resistance us a function of annealing time, 
a focused ion beam (FIB) system [19] and X-ray photoelec- 	
- 
Iron spectroscopy (XPS) measurements indicate carbon is - 	 V 
also present in the Pt produced from UV exposure of our E A 20 
Organomelallic films. 
Using the linewidth lest structures [20] available on the 
15 
second test chip, deposited platinum tracks of different widths '0 
were electrically characterized. The annealing time was 6 h. 
The results for linewidlhs of 3, 5, 10. and 20 ,am are shown . 	
'° 
in Fig. 10 and deviations of up to 23% from the width on 
the photo mask were observed. The profilometer was again 
employed to mechanically measure the cross section of the 
tracks on the chip and Fig. II depicts the profiles obtained, The 
shape of the profiles agrees with those observed on the first 
test chip (Fig. 6), although the film thickness is significantly 
greater. Once again, the sidewails are not perpendicular and the 
tracks are significantly wider than the ones on the photo mask. 
The lines on the chip are up to 50% broader at their half-height 
than on the mask and the percentage error decreases with 
increasing line width. These results suggest that the outcome 
of the measurement of the linewidth using bridge resistors 
0 	5 	10 	iS 	2)0 	25 
Iovrse.dihoephneinnmb5s,v) 
Fig 10: Electrical ltnewidth measurements. Data points represent the results 
firean different positions on the wafer 
depends on the profile and Leads to a discrepancy between the 
electrically measured width and the mechanically acquired 
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